A Deep Learning Framework for Verilog Autocompletion Towards Design and Verification Automation

2023-04-26 · Enrique Dehaerne, Bappaditya Dey, Sandip Halder, Stefan De Gendt

Innovative Electronic Design Automation (EDA) solutions are important to meet the design requirements for increasingly complex electronic devices. Verilog, a hardware description language, is widely used for the design and verification of digital circuits and is synthesized using specific EDA tools. However, writing code is a repetitive and time-intensive task. This paper proposes, primarily, a novel deep learning framework for training a Verilog autocompletion model and, secondarily, a Verilog dataset of files and snippets obtained from open-source repositories. The framework involves integrating models pretrained on general programming language data and finetuning them on a dataset curated to be similar to a target downstream task. This is validated by comparing different pretrained models trained on different subsets of the proposed Verilog dataset using multiple evaluation metrics. These experiments demonstrate that the proposed framework achieves better BLEU, ROUGE-L, and chrF scores by 9.5%, 6.7%, and 6.9%, respectively, compared to a model trained from scratch. Code and data are made available at: https://github.com/99EnriqueD/verilog_autocompletion .

📄 PDF Abstract BibTeX arXiv:2304.13840

Code (1)

99enriqued/verilog_autocompletion 공식 구현 pytorch

RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs

2025-07-22 · Pengwei Jin, Di Huang, Chongxiao Li, Shuyao Cheng 외 arxiv

The automatic generation of Verilog code using Large Language Models (LLMs) has garnered significant interest in hardware design automation. However, existing benchmarks for evaluating LLMs in Verilog generation fall sho…

UCAgent: An End-to-End Agent for Block-Level Functional Verification

2026-03-26 · Junyue Wang, Zhicheng Yao, Yan Pi, Xiaolong Li 외 arxiv

Functional verification remains a critical bottleneck in modern IC development cycles, accounting for approximately 70% of total development time in many projects. However, traditional methods, including constrained-rand…

Code Generation

BetterV: Controlled Verilog Generation with Discriminative Guidance

2024-02-03 · Zehua Pei, Hui-Ling Zhen, Mingxuan Yuan, Yu Huang 외

Due to the growing complexity of modern Integrated Circuits (ICs), there is a need for automated circuit design methods. Recent years have seen rising research in hardware design language generation to facilitate the des…

Text Generation

Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification

2025-06-17 · Nathaniel Pinckney, Chenhui Deng, Chia-Tung Ho, Yun-Da Tsai 외

We present the Comprehensive Verilog Design Problems (CVDP) benchmark, a new dataset and infrastructure to advance LLM and agent research in hardware design and verification. CVDP includes 783 problems across 13 task cat…

Code Generation

CodeV-R1: Reasoning-Enhanced Verilog Generation

2025-05-30 · Yaoyu Zhu, Di Huang, Hanqi Lyu, Xiaoyun Zhang 외

Large language models (LLMs) trained via reinforcement learning with verifiable reward (RLVR) have achieved breakthroughs on tasks with explicit, automatable verification, such as software programming and mathematical pr…