paper-with-me

홈 › Papers

A Deep Neural Network Deployment Based on Resistive Memory Accelerator Simulation

2023-04-22 · Tejaswanth Reddy Maram, Ria Barnwal, Dr. Bindu B

The objective of this study is to illustrate the process of training a Deep Neural Network (DNN) within a Resistive RAM (ReRAM) Crossbar-based simulation environment using CrossSim, an Application Programming Interface (API) developed for this purpose. The CrossSim API is designed to simulate neural networks while taking into account factors that may affect the accuracy of solutions during training on non-linear and noisy ReRAM devices. ReRAM-based neural cores that serve as memory accelerators for digital cores on a chip can significantly reduce energy consumption by minimizing data transfers between the processor and SRAM and DRAM. CrossSim employs lookup tables obtained from experimentally derived datasets of real fabricated ReRAM devices to digitally reproduce noisy weight updates to the neural network. The CrossSim directory comprises eight device configurations that operate at different temperatures and are made of various materials. This study aims to analyse the results of training a Neural Network on the Breast Cancer Wisconsin (Diagnostic) dataset using CrossSim, plotting the innercore weight updates and average training and validation loss to investigate the outcomes of all the devices.

📄 PDF Abstract BibTeX arXiv:2304.11337

Code (0)

등록된 구현이 없습니다.

Tasks

Diagnostic

Similar Papers 제목 키워드 기반

Zero-shifting Technique for Deep Neural Network Training on Resistive Cross-point Arrays

2019-07-24 · Hyungjun Kim, Malte Rasch, Tayfun Gokmen, Takashi Ando 외

A resistive memory device-based computing architecture is one of the promising platforms for energy-efficient Deep Neural Network (DNN) training accelerators. The key technical challenge in realizing such accelerators is…

Evaluating the Scalability of Binary and Ternary CNN Workloads on RRAM-based Compute-in-Memory Accelerators

2025-05-12 · José Cubero-Cascante, Rebecca Pelke, Noah Flohr, Arunkumar Vaidyanathan 외

The increasing computational demand of Convolutional Neural Networks (CNNs) necessitates energy-efficient acceleration strategies. Compute-in-Memory (CIM) architectures based on Resistive Random Access Memory (RRAM) offe…

RASSA: Resistive Pre-Alignment Accelerator for Approximate DNA Long Read Mapping

2019-01-28

DNA read mapping is a computationally expensive bioinformatics task, required for genome assembly and consensus polishing. It requires to find the best-fitting location for each DNA read on a long reference sequence. A n…

Resistive Neural Hardware Accelerators

2021-09-08 · Kamilya Smagulova, Mohammed E. Fouda, Fadi Kurdahi, Khaled Salama 외

Deep Neural Networks (DNNs), as a subset of Machine Learning (ML) techniques, entail that real-world data can be learned and that decisions can be made in real-time. However, their wide adoption is hindered by a number o…

Benchmarking

CIMulator: A Comprehensive Simulation Platform for Computing-In-Memory Circuit Macros with Low Bit-Width and Real Memory Materials

2023-06-26 · Hoang-Hiep Le, Md. Aftab Baig, Wei-Chen Hong, Cheng-Hsien Tsai 외

This paper presents a simulation platform, namely CIMulator, for quantifying the efficacy of various synaptic devices in neuromorphic accelerators for different neural network architectures. Nonvolatile memory devices, s…