paper-with-me

Papers

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models

2026-08-13 · Mohammed Ayman Habib, Rylan Hart, Morteza Fayazi arxiv

Analog circuit design is a time-consuming, iterative process in a nonlinear and high-dimensional design space that relies heavily on expert intuition. Among recent developments, LLMs have introduced a promising approach by bringing natural language reasoning to circuit design tasks. The majority of conventional LLM-based approaches provide fragmented solutions that focus either only on sizing or topology generation. These methods require adding specific technical knowledge manually, which is inefficient and prone to hallucinations during circuit sizing. Moreover, the inherent trade-off in meeting different specs makes current approaches iterative and tedious. Another shortcoming is the inability to create innovative topologies, which may lead to sub-optimal designs due to reliance on conventional topologies. In this paper, we present AaLLM, an open-source end-to-end multi-agent LLM workflow that takes user specs as input and outputs the appropriate netlist, encompassing both topology generation and circuit sizing. AaLLM automates the creation of a relevant knowledge base from research papers and textbooks to combat tedious manual data collection. A RAG model is implemented to emulate circuit design expertise using this knowledge base. Moreover, AaLLM uses a novel tri-agent feedback system comprising a Designer that determines circuit component values, a Critic that scrutinizes these values, and an Evaluator that minimizes circuit sizing iterations by arbitrating between the other two agents. AaLLM-generated novel topologies achieve a figure of merit (FoM) comparable to that of known topologies, and up to 3x higher for certain circuits. Testing on several circuit topologies, our results show a 3x - 4.5x decrease in the number of SPICE calls at inference when compared to SOTA multi-agent LLM pipelines. The results also show a 40x decrease in wall-clock time compared to existing approaches.

📄 PDF Abstract BibTeX arXiv:2608.13472

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design

2025-05-28 · Asal Mehradfar, Xuzhe Zhao, Yilun Huang, Emir Ceyani 외

Designing analog circuits from performance specifications is a complex, multi-stage process encompassing topology selection, parameter inference, and layout feasibility. We introduce FALCON, a unified machine learning fr…

Graph Neural Network

LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits

2024-07-19 · Chen-Chia Chang, Yikang Shen, Shaoze Fan, Jing Li 외

In the realm of electronic and electrical engineering, automation of analog circuit is increasingly vital given the complexity and customized requirements of modern applications. However, existing methods only develop se…

Electrical EngineeringGraph GenerationLanguage ModelingLanguage Modelling

AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models

2024-12-17 · Haoyi Zhang, Shizhao Sun, Yibo Lin, Runsheng Wang 외

Analog circuits are crucial in modern electronic systems, and automating their design has attracted significant research interest. One of major challenges is topology synthesis, which determines circuit components and th…

2kCode GenerationGraph Generation

AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design

2024-07-22 · Asal Mehradfar, Xuzhe Zhao, Yue Niu, Sara Babakniya 외

Analog and radio-frequency circuit design requires extensive exploration of both circuit topology and parameters to meet specific design criteria like power consumption and bandwidth. Designers must review state-of-the-a…

CktGNN: Circuit Graph Neural Network for Electronic Design Automation

2023-08-31 · Zehao Dong, Weidong Cao, Muhan Zhang, DaCheng Tao 외

The electronic design automation of analog circuits has been a longstanding challenge in the integrated circuit field due to the huge design space and complex design trade-offs among circuit specifications. In the past d…

Bayesian OptimizationGraph LearningGraph Neural Network