paper-with-me

Papers

Accelerating HDC-CNN Hybrid Models Using Custom Instructions on RISC-V GPUs

2025-11-07 · Wakuto Matsumi, Riaz-Ul-Haque Mian arxiv

Machine learning based on neural networks has advanced rapidly, but the high energy consumption required for training and inference remains a major challenge. Hyperdimensional Computing (HDC) offers a lightweight, brain-inspired alternative that enables high parallelism but often suffers from lower accuracy on complex visual tasks. To overcome this, hybrid accelerators combining HDC and Convolutional Neural Networks (CNNs) have been proposed, though their adoption is limited by poor generalizability and programmability. The rise of open-source RISC-V architectures has created new opportunities for domain-specific GPU design. Unlike traditional proprietary GPUs, emerging RISC-V-based GPUs provide flexible, programmable platforms suitable for custom computation models such as HDC. In this study, we design and implement custom GPU instructions optimized for HDC operations, enabling efficient processing for hybrid HDC-CNN workloads. Experimental results using four types of custom HDC instructions show a performance improvement of up to 56.2 times in microbenchmark tests, demonstrating the potential of RISC-V GPUs for energy-efficient, high-performance computing.

📄 PDF Abstract BibTeX arXiv:2511.05053

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

KWT-Tiny: RISC-V Accelerated, Embedded Keyword Spotting Transformer

2024-07-22 · Aness Al-Qawlaq, Ajay Kumar M, Deepu John

This paper explores the adaptation of Transformerbased models for edge devices through the quantisation and hardware acceleration of the ARM Keyword Transformer (KWT) model on a RISC-V platform. The model was targeted to…

Keyword Spotting

IzhiRISC-V -- a RISC-V-based Processor with Custom ISA Extension for Spiking Neuron Networks Processing with Izhikevich Neurons

2025-08-18 · Wiktor J. Szczerek, Artur Podobas arxiv

Spiking Neural Network processing promises to provide high energy efficiency due to the sparsity of the spiking events. However, when realized on general-purpose hardware -- such as a RISC-V processor -- this promise can…

Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs

2025-04-28 · Muhammad Sabih, Abrarul Karim, Jakob Wittmann, Frank Hannig 외

The customizability of RISC-V makes it an attractive choice for accelerating deep neural networks (DNNs). It can be achieved through instruction set extensions and corresponding custom functional units. Yet, efficiently …

Human Detectionimage-classificationImage ClassificationKeyword Spotting

RISC-V Toolchain and Agile Development based Open-source Neuromorphic Processor

2022-10-02 · Jiulong Wang, Ruopu Wu, Guokai Chen, Xuhao Chen 외

In recent decades, neuromorphic computing aiming to imitate brains' behaviors has been developed in various fields of computer science. The Artificial Neural Network (ANN) is an important concept in Artificial Intelligen…

CPU

RISC-V R-Extension: Advancing Efficiency with Rented-Pipeline for Edge DNN Processing

2024-07-02 · Won Hyeok Kim, Hyeong Jin Kim, Tae Hee Han

The proliferation of edge devices necessitates efficient computational architectures for lightweight tasks, particularly deep neural network (DNN) inference. Traditional NPUs, though effective for such operations, face c…