paper-with-me

Papers

An Analog Neural Network Computing Engine using CMOS-Compatible Charge-Trap-Transistor (CTT)

2017-09-19 · Yuan Du, Li Du, Xuefeng Gu, Jieqiong Du, X. Shawn Wang, Boyu Hu, Mingzhe Jiang, Xiaoliang Chen, Junjie Su, Subramanian S. Iyer, Mau-Chung Frank Chang

An analog neural network computing engine based on CMOS-compatible charge-trap transistor (CTT) is proposed in this paper. CTT devices are used as analog multipliers. Compared to digital multipliers, CTT-based analog multiplier shows significant area and power reduction. The proposed computing engine is composed of a scalable CTT multiplier array and energy efficient analog-digital interfaces. Through implementing the sequential analog fabric (SAF), the engine mixed-signal interfaces are simplified and hardware overhead remains constant regardless of the size of the array. A proof-of-concept 784 by 784 CTT computing engine is implemented using TSMC 28nm CMOS technology and occupied 0.68mm2. The simulated performance achieves 76.8 TOPS (8-bit) with 500 MHz clock frequency and consumes 14.8 mW. As an example, we utilize this computing engine to address a classic pattern recognition problem -- classifying handwritten digits on MNIST database and obtained a performance comparable to state-of-the-art fully connected neural networks using 8-bit fixed-point resolution.

📄 PDF Abstract BibTeX arXiv:1709.06614

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

An Analog and Digital Hybrid Attention Accelerator for Transformers with Charge-based In-memory Computing

2024-09-08 · Ashkan Moradifirouzabadi, Divya Sri Dodla, Mingu Kang

The attention mechanism is a key computing kernel of Transformers, calculating pairwise correlations across the entire input sequence. The computing complexity and frequent memory access in computing self-attention put a…

A Charge Domain P-8T SRAM Compute-In-Memory with Low-Cost DAC/ADC Operation for 4-bit Input Processing

2022-11-29 · Joonhyung Kim, Kyeongho Lee, Jongsun Park

This paper presents a low cost PMOS-based 8T (P-8T) SRAM Compute-In-Memory (CIM) architecture that efficiently per-forms the multiply-accumulate (MAC) operations between 4-bit input activations and 8-bit weights. First, …

A Microprocessor implemented in 65nm CMOS with Configurable and Bit-scalable Accelerator for Programmable In-memory Computing

2018-11-09 · Hongyang Jia, Yinqi Tang, Hossein Valavi, Jintao Zhang 외

This paper presents a programmable in-memory-computing processor, demonstrated in a 65nm CMOS technology. For data-centric workloads, such as deep neural networks, data movement often dominates when implemented with toda…

CPU

Modern analog computing for solving differential and matrix equations

2026-06-11 · Zhong Sun, Piergiulio Mannocci, Manuel Le Gallo, Abu Sebastian arxiv

In recent years, driven by the computational demands of data-intensive applications such as artificial intelligence and scientific computing, analog computing has gained renewed interest. Given the diversity of computati…

Process, Bias and Temperature Scalable CMOS Analog Computing Circuits for Machine Learning

2022-05-11 · Pratik Kumar, Ankita Nandi, Shantanu Chakrabartty, Chetan Singh Thakur

Analog computing is attractive compared to digital computing due to its potential for achieving higher computational density and higher energy efficiency. However, unlike digital circuits, conventional analog computing c…

BIG-bench Machine Learning