paper-with-me

Papers

An Area and Energy Efficient Design of Domain-Wall Memory-Based Deep Convolutional Neural Networks using Stochastic Computing

2018-02-03 · Xiaolong Ma, Yi-Peng Zhang, Geng Yuan, Ao Ren, Zhe Li, Jie Han, Jingtong Hu, Yanzhi Wang

With recent trend of wearable devices and Internet of Things (IoTs), it becomes attractive to develop hardware-based deep convolutional neural networks (DCNNs) for embedded applications, which require low power/energy consumptions and small hardware footprints. Recent works demonstrated that the Stochastic Computing (SC) technique can radically simplify the hardware implementation of arithmetic units and has the potential to satisfy the stringent power requirements in embedded devices. However, in these works, the memory design optimization is neglected for weight storage, which will inevitably result in large hardware cost. Moreover, if conventional volatile SRAM or DRAM cells are utilized for weight storage, the weights need to be re-initialized whenever the DCNN platform is re-started. In order to overcome these limitations, in this work we adopt an emerging non-volatile Domain-Wall Memory (DWM), which can achieve ultra-high density, to replace SRAM for weight storage in SC-based DCNNs. We propose DW-CNN, the first comprehensive design optimization framework of DWM-based weight storage method. We derive the optimal memory type, precision, and organization, as well as whether to store binary or stochastic numbers. We present effective resource sharing scheme for DWM-based weight storage in the convolutional and fully-connected layers of SC-based DCNNs to achieve a desirable balance among area, power (energy) consumption, and application-level accuracy.

📄 PDF Abstract BibTeX arXiv:1802.01016

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

Memory Wall is not gone: A Critical Outlook on Memory Architecture in Digital Neuromorphic Computing

2026-04-09 · Amirreza Yousefzadeh, Sameed Sohail, Ana Lucia Varbanescu arxiv

The rapid advancement of neuromorphic technology aims to address the memory wall challenge inherent in conventional von Neumann architectures. This paper critically examines current digital neuromorphic processors and th…

RPU -- A Reasoning Processing Unit

2026-02-20 · Matthew Adiletta, Gu-Yeon Wei, David Brooks arxiv

Large language model (LLM) inference performance is increasingly bottlenecked by the memory wall. While GPUs continue to scale raw compute throughput, they struggle to deliver scalable performance for memory bandwidth bo…

RNNFast: An Accelerator for Recurrent Neural Networks Using Domain Wall Memory

2018-11-07 · Mohammad Hossein Samavatian, Anys Bacha, Li Zhou, Radu Teodorescu

Recurrent Neural Networks (RNNs) are an important class of neural networks designed to retain and incorporate context into current decisions. RNNs are particularly well suited for machine learning problems in which conte…

speech-recognitionSpeech RecognitionTranslation

SpikeSim: An end-to-end Compute-in-Memory Hardware Evaluation Tool for Benchmarking Spiking Neural Networks

2022-10-24 · Abhishek Moitra, Abhiroop Bhattacharjee, Runcong Kuang, Gokul Krishnan 외

SNNs are an active research domain towards energy efficient machine intelligence. Compared to conventional ANNs, SNNs use temporal spike data and bio-plausible neuronal activation functions such as Leaky-Integrate Fire/I…

Benchmarking

Comparing domain wall synapse with other Non Volatile Memory devices for on-chip learning in Analog Hardware Neural Network

2019-10-28 · Divya Kaushik, Utkarsh Singh, Upasana Sahu, Indu Sreedevi 외

Resistive Random Access Memory (RRAM) and Phase Change Memory (PCM) devices have been popularly used as synapses in crossbar array based analog Neural Network (NN) circuit to achieve more energy and time efficient data c…