ANALYSIS OF ECG WITH DB10 WAVELET USING VERILOG HDL

2015-05-01 · International Journal of Technical Research and Applications e-ISSN 2015 5 · Shivani Mehrotra

The abnormal condition of electrical activity of the heart given by ECG (Electrocardiogram) shows the cardiac diseases affecting the human being. The P, QRS, T wave shape, amplitude and time intervals between its various peaks contains useful information about the nature of disease.This paper presents wavelet technique to analyze ECG signal. Discrete Wavelet Transform (DWT) is employed as noise removal and feature extraction tool to achieve efficient design. Daubechies wavelet of order 10 has been designed using Verilog Hardware Description Language (HDL) and ModelSim Altera 6.4a is used as simulator. MIT-BIH database has been used for the analysis.

📄 PDF Abstract BibTeX

Code (0)

등록된 구현이 없습니다.

The Cream Rises to the Top: Efficient Reranking Method for Verilog Code Generation

2025-09-24 · Guang Yang, Wei Zheng, Xiang Chen, Yifan Sun 외 arxiv

LLMs face significant challenges in Verilog generation due to limited domain-specific knowledge. While sampling techniques improve pass@k metrics, hardware engineers need one trustworthy solution rather than uncertain ca…

Code Generation

Benchmarking Large Language Models for Automated Verilog RTL Code Generation

2022-12-13 · Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce 외

Automating hardware design could obviate a significant amount of human error from the engineering process and lead to fewer errors. Verilog is a popular hardware description language to model and design digital systems, …

Benchmarking Code Generation

CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair

2024-09-19 · Mingjie Liu, Yun-Da Tsai, Wenfei Zhou, Haoxing Ren

Despite the significant progress made in code generation with large language models, challenges persist, especially with hardware description languages such as Verilog. This paper first presents an analysis of fine-tuned…

Code Generation Code Repair Synthetic Data Generation

VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation

2025-07-09 · Paul E. Calzada, Zahin Ibnat, Tanvir Rahman, Kamal Kandula 외 arxiv

Large Language Models (LLMs) are gaining popularity for hardware design automation, particularly through Register Transfer Level (RTL) code generation. In this work, we examine the current literature on RTL generation us…

Code Generation

VerilogLAVD: LLM-Aided Rule Generation for Vulnerability Detection in Verilog

2025-08-18 · Xiang Long, Yingjie Xia, Xiyuan Chen, Li Kuang arxiv

Timely detection of hardware vulnerabilities during the early design stage is critical for reducing remediation costs. Existing early detection techniques often require specialized security expertise, limiting their usab…

Vulnerability Detection