paper-with-me

홈 › Papers

BRDS: An FPGA-based LSTM Accelerator with Row-Balanced Dual-Ratio Sparsification

2021-01-07 · Seyed Abolfazl Ghasemzadeh, Erfan Bank Tavakoli, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram

In this paper, first, a hardware-friendly pruning algorithm for reducing energy consumption and improving the speed of Long Short-Term Memory (LSTM) neural network accelerators is presented. Next, an FPGA-based platform for efficient execution of the pruned networks based on the proposed algorithm is introduced. By considering the sensitivity of two weight matrices of the LSTM models in pruning, different sparsity ratios (i.e., dual-ratio sparsity) are applied to these weight matrices. To reduce memory accesses, a row-wise sparsity pattern is adopted. The proposed hardware architecture makes use of computation overlapping and pipelining to achieve low-power and high-speed. The effectiveness of the proposed pruning algorithm and accelerator is assessed under some benchmarks for natural language processing, binary sentiment classification, and speech recognition. Results show that, e.g., compared to a recently published work in this field, the proposed accelerator could provide up to 272% higher effective GOPS/W and the perplexity error is reduced by up to 1.4% for the PTB dataset.

📄 PDF Abstract BibTeX arXiv:2101.02667

Code (0)

등록된 구현이 없습니다.

Tasks

Sentiment AnalysisSentiment Classificationspeech-recognitionSpeech Recognition

Methods 이 논문이 사용한 방법론

Pruning 설명 없음
Sigmoid Activation 설명 없음
Tanh Activation 설명 없음
LSTM An LSTM is a type of recurrent neural network that addresses the vanishing gradient problem in vanilla…

Similar Papers 제목 키워드 기반

Spartus: A 9.4 TOp/s FPGA-based LSTM Accelerator Exploiting Spatio-Temporal Sparsity

2021-08-04 · Chang Gao, Tobi Delbruck, Shih-Chii Liu

Long Short-Term Memory (LSTM) recurrent networks are frequently used for tasks involving time-sequential data such as speech recognition. Unlike previous LSTM accelerators that either exploit spatial weight sparsity or t…

speech-recognitionSpeech Recognition

Exploiting temporal parallelism for LSTM Autoencoder acceleration on FPGA

2026-03-14 · Aimilios Leftheriotis, Dimosthenis Masouros, Dimitrios Soudris, George Theodoridis arxiv

Recurrent Neural Networks (RNNs) are vital for sequential data processing. Long Short-Term Memory Autoencoders (LSTM-AEs) are particularly effective for unsupervised anomaly detection in time-series data. However, inhere…

Unsupervised Anomaly Detection

FINN-GL: Generalized Mixed-Precision Extensions for FPGA-Accelerated LSTMs

2025-06-25 · Shashwat Khandelwal, Jakoba Petri-Koenig, Thomas B. Preußer, Michaela Blott 외

Recurrent neural networks (RNNs), particularly LSTMs, are effective for time-series tasks like sentiment analysis and short-term stock prediction. However, their computational complexity poses challenges for real-time de…

Sentiment AnalysisStock Prediction

FPQVAR: Floating Point Quantization for Visual Autoregressive Model with FPGA Hardware Co-design

2025-05-22 · Renjie Wei, Songqiang Xu, Qingyu Guo, Meng Li

Visual autoregressive (VAR) modeling has marked a paradigm shift in image generation from next-token prediction to next-scale prediction. VAR predicts a set of tokens at each step from coarse to fine scale, leading to be…

GPUImage GenerationQuantization

A GPU-Outperforming FPGA Accelerator Architecture for Binary Convolutional Neural Networks

2017-02-20 · Yixing Li, Zichuan Liu, Kai Xu, Hao Yu 외

FPGA-based hardware accelerators for convolutional neural networks (CNNs) have obtained great attentions due to their higher energy efficiency than GPUs. However, it is challenging for FPGA-based solutions to achieve a h…

GPU