paper-with-me

홈 › Papers

ChiPFormer: Transferable Chip Placement via Offline Decision Transformer

2023-06-26 · Yao Lai, Jinxin Liu, Zhentao Tang, Bin Wang, Jianye Hao, Ping Luo

Placement is a critical step in modern chip design, aiming to determine the positions of circuit modules on the chip canvas. Recent works have shown that reinforcement learning (RL) can improve human performance in chip placement. However, such an RL-based approach suffers from long training time and low transfer ability in unseen chip circuits. To resolve these challenges, we cast the chip placement as an offline RL formulation and present ChiPFormer that enables learning a transferable placement policy from fixed offline data. ChiPFormer has several advantages that prior arts do not have. First, ChiPFormer can exploit offline placement designs to learn transferable policies more efficiently in a multi-task setting. Second, ChiPFormer can promote effective finetuning for unseen chip circuits, reducing the placement runtime from hours to minutes. Third, extensive experiments on 32 chip circuits demonstrate that ChiPFormer achieves significantly better placement quality while reducing the runtime by 10x compared to recent state-of-the-art approaches in both public benchmarks and realistic industrial tasks. The deliverables are released at https://sites.google.com/view/chipformer/home.

📄 PDF Abstract BibTeX arXiv:2306.14744

Code (0)

등록된 구현이 없습니다.

Tasks

Offline RLReinforcement Learning (RL)

Similar Papers 제목 키워드 기반

TransPlace: Transferable Circuit Global Placement via Graph Neural Network

2025-01-10 · Yunbo Hou, Haoran Ye, Shuwen Yang, Yingxue Zhang 외

Global placement, a critical step in designing the physical layout of computer chips, is essential to optimize chip performance. Prior global placement methods optimize each circuit design individually from scratch. Thei…

Graph Neural Network

Non-Overlapping Placement of Macro Cells based on Reinforcement Learning in Chip Design

2024-07-26 · Tao Yu, Peng Gao, Fei Wang, Ru-Yue Yuan

Due to the increasing complexity of chip design, existing placement methods still have many shortcomings in dealing with macro cells coverage and optimization efficiency. Aiming at the problems of layout overlap, inferio…

Chiplet Placement Order Exploration Based on Learning to Rank with Graph Representation

2024-04-07 · Zhihui Deng, Yuanyuan Duan, Leilai Shao, Xiaolei Zhu

Chiplet-based systems, integrating various silicon dies manufactured at different integrated circuit technology nodes on a carrier interposer, have garnered significant attention in recent years due to their cost-effecti…

Learning-To-Rankreinforcement-learningReinforcement Learning

Chip Placement with Diffusion Models

2024-07-17 · Vint Lee, Minh Nguyen, Leena Elzeiny, Chun Deng 외

Macro placement is a vital step in digital circuit design that defines the physical location of large collections of components, known as macros, on a 2D chip. Because key performance metrics of the chip are determined b…

Dataset GenerationDenoisingReinforcement Learning (RL)

Chip Placement with Deep Reinforcement Learning

2020-04-22 · Azalia Mirhoseini, Anna Goldie, Mustafa Yazgan, Joe Jiang 외

In this work, we present a learning-based approach to chip placement, one of the most complex and time-consuming stages of the chip design process. Unlike prior methods, our approach has the ability to learn from past ex…

Deep Reinforcement Learningreinforcement-learningReinforcement LearningReinforcement Learning (RL)+2