paper-with-me

홈 › Papers

CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)

2022-08-01 · Zhuomin Chai, Yuxiang Zhao, Yibo Lin, Wei Liu, Runsheng Wang, Ru Huang

The electronic design automation (EDA) community has been actively exploring machine learning (ML) for very large-scale integrated computer-aided design (VLSI CAD). Many studies explored learning-based techniques for cross-stage prediction tasks in the design flow to achieve faster design convergence. Although building ML models usually requires a large amount of data, most studies can only generate small internal datasets for validation because of the lack of large public datasets. In this essay, we present the first open-source dataset called CircuitNet for ML tasks in VLSI CAD.

📄 PDF Abstract BibTeX arXiv:2208.01040

Code (0)

등록된 구현이 없습니다.

Tasks

BIG-bench Machine Learning

Similar Papers 제목 키워드 기반

QCircuitNet: A Large-Scale Hierarchical Dataset for Quantum Algorithm Design

2024-10-10 · Rui Yang, Yuntian Gu, Ziruo Wang, Yitao Liang 외

Quantum computing is an emerging field recognized for the significant speedup it offers over classical computing through quantum algorithms. However, designing and implementing quantum algorithms pose challenges due to t…

Few-Shot Learning

Circuit as Set of Points

2023-10-26 · NeurIPS 2023 11 · Jialv Zou, Xinggang Wang, Jiahao Guo, Wenyu Liu 외

As the size of circuit designs continues to grow rapidly, artificial intelligence technologies are being extensively used in Electronic Design Automation (EDA) to assist with circuit design. Placement and routing are the…

DR-CircuitGNN: Training Acceleration of Heterogeneous Circuit Graph Neural Network on GPUs

2025-08-22 · Yuebo Luo, Shiyang Li, Junran Tao, Kiran Thorat 외 arxiv

The increasing scale and complexity of integrated circuit design have led to increased challenges in Electronic Design Automation (EDA). Graph Neural Networks (GNNs) have emerged as a promising approach to assist EDA des…

Graph Neural Network

VeriHGN: Heterogeneous Graph-Based Congestion Prediction for Chip Layout Verification

2026-03-10 · Runbang Hu, Bo Fang, Bingzhe Li, Yuede Ji arxiv

As Very Large Scale Integration (VLSI) designs continue to scale in size and complexity, layout verification has become a central challenge in modern Electronic Design Automation (EDA) workflows. In practice, congestion …

A Survey of Open-Source Power System Dynamic Simulators with Grid-Forming Inverter for Machine Learning Applications

2024-12-11 · Tong Su, Jiangkai Peng, Alaa Selim, Junbo Zhao 외

The emergence of grid-forming (GFM) inverter technology and the increasing role of machine learning in power systems highlight the need for evaluating the latest dynamic simulators. Open-source simulators offer distinct …