paper-with-me

Papers

CNN-Cap: Effective Convolutional Neural Network Based Capacitance Models for Full-Chip Parasitic Extraction

2021-07-14 · Dingcheng Yang, Wenjian Yu, Yuanbo Guo, Wenjie Liang

Accurate capacitance extraction is becoming more important for designing integrated circuits under advanced process technology. The pattern matching based full-chip extraction methodology delivers fast computational speed, but suffers from large error, and tedious efforts on building capacitance models of the increasing structure patterns. In this work, we propose an effective method for building convolutional neural network (CNN) based capacitance models (called CNN-Cap) for two-dimensional (2-D) structures in full-chip capacitance extraction. With a novel grid-based data representation, the proposed method is able to model the pattern with a variable number of conductors, so that largely reduce the number of patterns. Based on the ability of ResNet architecture on capturing spatial information and the proposed training skills, the obtained CNN-Cap exhibits much better performance over the multilayer perception neural network based capacitance model while being more versatile. Extensive experiments on a 55nm and a 15nm process technologies have demonstrated that the error of total capacitance produced with CNN-Cap is always within 1.3% and the error of produced coupling capacitance is less than 10% in over 99.5% probability. CNN-Cap runs more than 4000X faster than 2-D field solver on a GPU server, while it consumes negligible memory compared to the look-up table based capacitance model.

📄 PDF Abstract BibTeX arXiv:2107.06511

Code (1)

ydc123/CNNCap 공식 구현 pytorch

Tasks

GPU

Methods 이 논문이 사용한 방법론

ReLU How Do I Communicate to Expedia? How Do I Communicate to Expedia? – Call ☎️ +1-(888) 829 (0881) or +1-805-330-4056 or +1-805-330-4056 for Live Support & Special Travel…
Convolution A convolution is a type of matrix operation, consisting of a kernel, a small matrix of weights, that slides over input data performing element-wise multiplication with the…
Batch Normalization 설명 없음
Residual Connection 설명 없음
Average Pooling 설명 없음
Global Average Pooling Global Average Pooling is a pooling operation designed to replace fully connected layers in classical CNNs. The idea is to generate one feature map for each corresponding…
1x1 Convolution A 1 x 1 Convolution is a convolution with some special properties in that it can be used for dimensionality reduction,…
Kaiming Initialization 설명 없음

Similar Papers 제목 키워드 기반

ParasGB: A Graph Benchmark Suite for Parasitic Estimation on AMS Circuits

2026-07-25 · Jiajun Zou, Jiawei Liu, Ao Liu, Junnong Tian 외 arxiv

As chip manufacturing processes advance to deep submicron nodes, parasitic interconnect effects increasingly dominate the performance of analog and mixed-signal (AMS) circuits and often lead to costly layout iterations. …

Parameter PredictionGraph Learning

On-Chip and Off-Chip TIA Amplifiers for Nanopore Signal Readout Design, Performance and Challenges: A Review

2025-04-10 · K. Ashoka Deepthi, Manoj Varma, Arup Polley

Advancements in biomedical research have driven continuous innovations in sensing and diagnostic technologies. Among these, nanopore based single molecule sensing and sequencing is rapidly emerging as a powerful and vers…

BlockingDiagnostic

A Sparse Sampling Sensor Front-end IC for Low Power Continuous SpO$_2$ \& HR Monitoring

2022-08-13 · Sina Faraji Alamouti, Jasmine Jan, Cem Yalcin, Jonathan Ting 외

Photoplethysmography (PPG) is an attractive method to acquire vital signs such as heart rate and blood oxygenation and is frequently used in clinical and at-home settings. Continuous operation of health monitoring device…

Photoplethysmography (PPG)

CapBench: A Multi-PDK Dataset for Machine-Learning-Based Post-Layout Capacitance Extraction

2026-04-13 · Hector R. Rodriguez, Jiechen Huang, Wenjian Yu arxiv

We present CapBench, a fully reproducible, multi-PDK dataset for capacitance extraction. The dataset is derived from open-source designs, including single-core CPUs, systems-on-chip, and media accelerators. All designs a…

Transfer LearningPoint Clouds

Deep-Learning-Based Pre-Layout Parasitic Capacitance Prediction on SRAM Designs

2025-07-09 · Shan Shen, Dingcheng Yang, Yuyang Xie, Chunyan Pei 외 arxiv

To achieve higher system energy efficiency, SRAM in SoCs is often customized. The parasitic effects cause notable discrepancies between pre-layout and post-layout circuit simulations, leading to difficulty in converging …

Graph Neural Network