paper-with-me

Papers

Dead-time Compensation Method for Bus-clamping Modulated Voltage Source Inverter

2023-07-21 · Reza Asrar Ghaderloo, Yidi Shen, Chanaka Singhabahu, Rakesh Resalayyan, Alireza Khaligh

Bus-clamping Pulse Width Modulation (PWM) is an effective method to reduce the switching loss in a three-phase voltage source inverter (VSI). In bus-clamping PWM scheme, the phase legs are switched using high frequency PWM signals for two-third of the line cycle, while for the remaining duration of cycle, the pole voltage is clamped to either positive or negative rail of the DC bus. In PWM operation of a half bridge, a dead-time is applied between the gate signals of complementary switches to ensure safe and reliable operation. However, introduction of dead-time leads to poor power quality, increased Total Harmonic Distortion (THD) and variation in actual voltage compared to the intended pole voltage. Moreover, when the bus-clamping technique is used, the PWM has both high frequency switching region and clamped region in a line cycle, and consequently, the undesired effects of dead-time are further aggravated. Therefore, in order to enhance the quality of output voltage, this paper presents a dead-time compensation strategy for a VSI operating with bus-clamping PWM. The proposed method calculates the required compensation term to be added on the modulation signal considering wide range of operating conditions. Additionally, the compensation includes a new strategy for low current conditions near zero-crossing to avoid distortion. The proposed method is verified by simulation and experiments in a three-phase VSI with a switching frequency of 100 kHz and a fundamental frequency of 60Hz.

📄 PDF Abstract BibTeX arXiv:2307.11868

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

Investigation of Torque Ripple in Voltage Source Inverter driven Induction Motor Drive operated with Space Vector based Harmonic Elimination Pulse Width Modulation Scheme

2022-02-03 · Rohan Sandeep Burye, Ravi Teja Arumalla, Sheron Figarado

The lower order harmonic elimination using space vector pulse width modulation (SVPWM) technique is possible by introducing the dwell time division coefficient 'k' in space vector. In this paper, torque ripple analysis i…

Control Strategy for Virtual Synchronous Generator Based on Y-Z Source Inverter in Islanded Grids

2023-12-11 · Shirin Besati, Ali Mosallanejad, Madhav Manjrekar

The Virtual Synchronous Machine (VSM) concept stands as a strategy for the seamless integration of renewable energy sources into the grid. In scenarios where symmetrical and sinusoidal operating conditions are lacking, V…

Time-Domain Analysis of PWM Inverters

2020-06-12 · Siddharth Tyagi, Isaak Mayergoyz

The time-domain analysis of pulse width modulated (PWM) single-phase inverters is presented for different load circuits. It is demonstrated that this analysis can be reduced to the solution of linear simultaneous algebra…

Control Hardware-in-the-loop for Voltage Controlled Inverters with Unbalanced and Non-linear Loads in Stand-alone Photovoltaic(PV) Islanded Microgrids

2020-09-14

Unbalanced and nonlinear loads connected to microgrids (MG) with local distributed energy resources (DERs) are two of the leading causes of power quality problems. Nonlinearloads introduce voltage and current harmonics, …

Analysis of an Induction Machine Fed by a Space Vector Modulated VSI

2022-09-06 · Fnu Nishanth

This paper describes the analysis and simulation performed on a three phase squirrel cage induction motor, fed by a Voltage Source Inverter (VSI), modulated using the space vector modulation scheme. The study mainly focu…