paper-with-me

홈 › Papers

DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent

2024-11-28 · Chen-Chia Chang, Chia-Tung Ho, Yaguang Li, Yiran Chen, Haoxing Ren

In the advanced technology nodes, the integrated design rule checker (DRC) is often utilized in place and route tools for fast optimization loops for power-performance-area. Implementing integrated DRC checkers to meet the standard of commercial DRC tools demands extensive human expertise to interpret foundry specifications, analyze layouts, and debug code iteratively. However, this labor-intensive process, requiring to be repeated by every update of technology nodes, prolongs the turnaround time of designing circuits. In this paper, we present DRC-Coder, a multi-agent framework with vision capabilities for automated DRC code generation. By incorporating vision language models and large language models (LLM), DRC-Coder can effectively process textual, visual, and layout information to perform rule interpretation and coding by two specialized LLMs. We also design an auto-evaluation function for LLMs to enable DRC code debugging. Experimental results show that targeting on a sub-3nm technology node for a state-of-the-art standard cell layout tool, DRC-Coder achieves perfect F1 score 1.000 in generating DRC codes for meeting the standard of a commercial DRC tool, highly outperforming standard prompting techniques (F1=0.631). DRC-Coder can generate code for each design rule within four minutes on average, which significantly accelerates technology advancement and reduces engineering costs.

📄 PDF Abstract BibTeX arXiv:2412.05311

Code (0)

등록된 구현이 없습니다.

Tasks

Code Generation

Similar Papers 제목 키워드 기반

VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool

2024-08-15 · Chia-Tung Ho, Haoxing Ren, Brucek Khailany

Due to the growing complexity of modern Integrated Circuits (ICs), automating hardware design can prevent a significant amount of human error from the engineering process and result in less errors. Verilog is a popular h…

Code Generation

Show Me the Work: Fact-Checkers' Requirements for Explainable Automated Fact-Checking

2025-02-13 · Greta Warren, Irina Shklovski, Isabelle Augenstein

The pervasiveness of large language models and generative AI in online media has amplified the need for effective automated fact-checking to assist fact-checkers in tackling the increasing volume and sophistication of mi…

Decision MakingFact CheckingMisinformation

Co-FactChecker: A Framework for Human-AI Collaborative Claim Verification Using Large Reasoning Models

2026-04-15 · Dhruv Sahnan, Subhabrata Dutta, Tanmoy Chakraborty, Preslav Nakov 외 arxiv

Professional fact-checkers rely on domain knowledge and deep contextual understanding to verify claims. Large language models (LLMs) and large reasoning models (LRMs) lack such grounding and primarily reason from availab…

FASPell: A Fast, Adaptable, Simple, Powerful Chinese Spell Checker Based On DAE-Decoder Paradigm

2019-11-01 · WS 2019 11 · Yuzhong Hong, Xianguo Yu, Neng He, Nan Liu 외

We propose a Chinese spell checker {--} FASPell based on a new paradigm which consists of a denoising autoencoder (DAE) and a decoder. In comparison with previous state-of-the-art models, the new paradigm allows our spel…

Chinese Spell CheckingDecoderDenoisingLanguage Modeling+1

Can LLMs Automate Fact-Checking Article Writing?

2025-03-22 · Dhruv Sahnan, David Corney, Irene Larraz, Giovanni Zagni 외

Automatic fact-checking aims to support professional fact-checkers by offering tools that can help speed up manual fact-checking. Yet, existing frameworks fail to address the key step of producing output suitable for bro…

ArticlesFact CheckingText Generation