paper-with-me

홈 › Papers

Efficient FPGA-accelerated Convolutional Neural Networks for Cloud Detection on CubeSats

2025-04-04 · Angela Cratere, M. Salim Farissi, Andrea Carbone, Marcello Asciolla, Maria Rizzi, Francesco Dell'Olio, Augusto Nascetti, Dario Spiller

We present the implementation of four FPGA-accelerated convolutional neural network (CNN) models for onboard cloud detection in resource-constrained CubeSat missions, leveraging Xilinx's Vitis AI (VAI) framework and Deep Learning Processing Unit (DPU), a programmable engine with pre-implemented, parameterizable IP cores optimized for deep neural networks, on a Zynq UltraScale+ MPSoC. This study explores both pixel-wise (Pixel-Net and Patch-Net) and image-wise (U-Net and Scene-Net) models to benchmark trade-offs in accuracy, latency, and model complexity. Applying channel pruning, we achieved substantial reductions in model parameters (up to 98.6%) and floating-point operations (up to 90.7%) with minimal accuracy loss. Furthermore, the VAI tool was used to quantize the models to 8-bit precision, ensuring optimized hardware performance with negligible impact on accuracy. All models retained high accuracy post-FPGA integration, with a cumulative maximum accuracy drop of only 0.6% after quantization and pruning. The image-wise Scene-Net and U-Net models demonstrated strong real-time inference capabilities, achieving frame rates per second of 57.14 and 37.45, respectively, with power consumption of around 2.5 W, surpassing state-of-the-art onboard cloud detection solutions. Our approach underscores the potential of DPU-based hardware accelerators to expand the processing capabilities of small satellites, enabling efficient and flexible onboard CNN-based applications.

📄 PDF Abstract BibTeX arXiv:2504.03891

Code (0)

등록된 구현이 없습니다.

Tasks

Cloud DetectionQuantization

Methods 이 논문이 사용한 방법론

ReLU How Do I Communicate to Expedia? How Do I Communicate to Expedia? – Call ☎️ +1-(888) 829 (0881) or +1-805-330-4056 or +1-805-330-4056 for Live Support & Special Travel…
Concatenated Skip Connection A Concatenated Skip Connection is a type of skip connection that seeks to reuse features by concatenating them to new layers, allowing more information to be retained from…
Convolution A convolution is a type of matrix operation, consisting of a kernel, a small matrix of weights, that slides over input data performing element-wise multiplication with the…
Max Pooling Max Pooling is a pooling operation that calculates the maximum value for patches of a feature map, and uses it to create a downsampled (pooled) feature map. It is usually…
U-Net 설명 없음

Similar Papers 제목 키워드 기반

Accelerated Feature Detectors for Visual SLAM: A Comparative Study of FPGA vs GPU

2025-10-15 · Ruiqi Ye, Mikel Luján arxiv

Feature detection is a common yet time-consuming module in Simultaneous Localization and Mapping (SLAM) implementations, which are increasingly deployed on power-constrained platforms, such as drones. Graphics Processing…

Accelerated Digital Twin Learning for Edge AI: A Comparison of FPGA and Mobile GPU

2025-12-13 · Bin Xu, Ayan Banerjee, Midhat Urooj, Sandeep K. S. Gupta arxiv

Digital twins (DTs) can enable precision healthcare by continually learning a mathematical representation of patient-specific dynamics. However, mission critical healthcare applications require fast, resource-efficient D…

Synthetic Data Generation

FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud

2018-06-02 · 45th ACM/IEEE International Symposium on Computer Architecture (ISCA 2018) 2018 6 · Sagar Karandikar, Howard Mao, Donggyu Kim, David Biancolin 외

We present FireSim, an open-source simulation platform that enables cycle-exact microarchitectural simulation of large scale-out clusters by combining FPGA-accelerated simulation of silicon-proven RTL designs with a scal…

An FPGA Implementation of Convolutional Spiking Neural Networks for Radioisotope Identification

2021-02-24 · Xiaoyu Huang, Edward Jones, Siru Zhang, Shouyu Xie 외

This paper details the FPGA implementation methodology for Convolutional Spiking Neural Networks (CSNN) and applies this methodology to low-power radioisotope identification using high-resolution data. Power consumption …

Hardware-accelerated graph neural networks: an alternative approach for neuromorphic event-based audio classification and keyword spotting on SoC FPGA

2026-02-18 · Kamil Jeziorek, Piotr Wzorek, Krzysztof Blachut, Hiroshi Nakano 외 arxiv

As the volume of data recorded by embedded edge sensors increases, particularly from neuromorphic devices producing discrete event streams, there is a growing need for hardware-aware neural architectures that enable effi…

Audio ClassificationKeyword Spotting