paper-with-me

홈 › Papers

Energy Efficient Exact and Approximate Systolic Array Architecture for Matrix Multiplication

2025-08-31 · Pragun Jaswal, L. Hemanth Krishna, B. Srinivasu arxiv

Deep Neural Networks (DNNs) require highly efficient matrix multiplication engines for complex computations. This paper presents a systolic array architecture incorporating novel exact and approximate processing elements (PEs), designed using energy-efficient positive partial product and negative partial product cells, termed as PPC and NPPC, respectively. The proposed 8-bit exact and approximate PE designs are employed in a 8x8 systolic array, which achieves a energy savings of 22% and 32%, respectively, compared to the existing design. To demonstrate their effectiveness, the proposed PEs are integrated into a systolic array (SA) for Discrete Cosine Transform (DCT) computation, achieving high output quality with a PSNR of 38.21,dB. Furthermore, in an edge detection application using convolution, the approximate PE achieves a PSNR of 30.45,dB. These results highlight the potential of the proposed design to deliver significant energy efficiency while maintaining competitive output quality, making it well-suited for error-resilient image and vision processing applications.

📄 PDF Abstract BibTeX arXiv:2509.00778

Code (0)

등록된 구현이 없습니다.

Tasks

Edge Detection

Similar Papers 제목 키워드 기반

FlexSA: Flexible Systolic Array Architecture for Efficient Pruned DNN Model Training

2020-04-27 · Sangkug Lym, Mattan Erez

Modern deep learning models have high memory and computation cost. To make them fast and memory-cost efficient, structured model pruning is commonly used. We find that pruning a model using a common training accelerator …

TrIM, Triangular Input Movement Systolic Array for Convolutional Neural Networks: Architecture and Hardware Implementation

2024-08-05 · Cristian Sestito, Shady Agwa, Themis Prodromakis

Modern hardware architectures for Convolutional Neural Networks (CNNs), other than targeting high performance, aim at dissipating limited energy. Reducing the data movement cost between the computing cores and the memory…

ArrayFlex: A Systolic Array Architecture with Configurable Transparent Pipelining

2022-11-22 · C. Peltekis, D. Filippas, G. Dimitrakopoulos, C. Nicopoulos 외

Convolutional Neural Networks (CNNs) are the state-of-the-art solution for many deep learning applications. For maximum scalability, their computation should combine high performance and energy efficiency. In practice, t…

SISA: A Scale-In Systolic Array for GEMM Acceleration

2026-03-31 · Luigi Altamura, Alessio Cicero, Mateo Vázquez Maceiras, Mohammad Ali Maleki 외 arxiv

The currently dominant AI/ML workloads, such as Large Language Models (LLMs), rely on the efficient execution of General Matrix-Matrix Multiplication (GEMM) operations. Thus, most systems are equipped with dedicated matr…

Vau da muntanialas: Energy-efficient multi-die scalable acceleration of RNN inference

2022-02-14 · Gianna Paulin, Francesco Conti, Lukas Cavigelli, Luca Benini

Recurrent neural networks such as Long Short-Term Memories (LSTMs) learn temporal dependencies by keeping an internal state, making them ideal for time-series problems such as speech recognition. However, the output-to-i…

Quantizationspeech-recognitionSpeech RecognitionTime Series Analysis