paper-with-me

Papers

Enhanced Entropy-Based Metric for Characterization of Delayed Voltage Recovery

2025-04-07 · Mohammad Almomani, Muhammad Sarwar, Venkataramana Ajjarapu

Ensuring accurate violation detection in power systems is paramount for operational reliability. This paper introduces an enhanced voltage recovery violation index (EVRVI), a comprehensive index designed to quantify fault-induced delayed voltage recovery (FIDVR). EVRVI enhances traditional entropy-based methods by leveraging Empirical Mode Decomposition (EMD) to extract key features from the voltage signal, which are then used to quantify over-voltage (OV) and under-voltage (UV) events. Our simulations on the Nordic system, involving over 245k scenarios, demonstrate EVRVI's superior ability to identify and categorize voltage recovery issues compared to the traditional entropy-based measure. EVRVI not only significantly reduces false negatives in violation detection but also provides a reliable framework for over-voltage detection, making it an invaluable tool for modern power system studies.

📄 PDF Abstract BibTeX arXiv:2504.05557

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

Novel Data-Driven Indices for Early Detection and Quantification of Short-Term Voltage Instability from Voltage Trajectories

2025-04-07 · Mohammad Almomani, Muhammad Sarwar, Venkataramana Ajjarapu

This paper presents a novel Short-Term Voltage Stability Index (STVSI), which leverages Lyapunov Exponent-based detection to assess and quantify short-term stability triggered by Over Excitation Limiters (OELs) or undamp…

PMU based Monitoring and Mitigation of Delayed Voltage Recovery using Admittances

2018-09-17

This paper analyzes the delayed voltage recovery phenomenon by simplifying the Western Electricity Coordinating Council (WECC) composite load model using the load admittance and the thermal relay dynamics. From this anal…

Dynamic Write-Voltage Design and Read-Voltage Optimization for MLC NAND Flash Memory

2022-09-03 · Runbin Cai, Yi Fang, Zhifang Shi, Lin Dai 외

To mitigate the impact of noise and interference on multi-level-cell (MLC) flash memory with the use of low-density parity-check (LDPC) codes, we propose a dynamic write-voltage design scheme considering the asymmetric p…

Rapid FinFET Modelling Using an Autoencoder

2026-06-23 · Amit Sarkar Suman Sau, Swagata Mandal arxiv

This work presents a machine learning framework that leverages an autoencoder (AE) for the efficient modeling of FinFET. We first calibrated a BSIM-CMG model to generate a dataset of current-voltage (ID-VG) characteristi…

Neuro-Symbolic Operator for Interpretable and Generalizable Characterization of Complex Piezoelectric Systems

2025-05-30 · Abhishek Chandra, Taniya Kapoor, Mitrofan Curti, Koen Tiels 외

Complex piezoelectric systems are foundational in industrial applications. Their performance, however, is challenged by the nonlinear voltage-displacement hysteretic relationships. Efficient characterization methods are,…

Model Discovery