FFCNN: Fast FPGA based Acceleration for Convolution neural network inference

2022-08-28 · F. Keddous, H-N. Nguyen, A. Nakib

We present a new efficient OpenCL-based Accelerator for large scale Convolutional Neural Networks called Fast Inference on FPGAs for Convolution Neural Network (FFCNN). FFCNN is based on a deeply pipelined OpenCL kernels architecture. As pointed out before, high-level synthesis tools such as the OpenCL framework can easily port codes originally designed for CPUs and GPUs to FPGAs, but it is still difficult to make OpenCL codes run efficiently on FPGAs. This work aims to propose an efficient FPGA implementation of OpenCL High-Performance Computing Applications. To do so, a Data reuse and task mapping techniques are also presented to improve design efficiency. In addition, the following motivations were taken into account when developing FFCNN: 1) FFCNN has been designed to be easily implemented on Intel OpenCL SDK based FPGA design flow. 2) In FFFCN, different techniques have been integrated to improve the memory band with and throughput. A performance analysis is conducted on two deep CNN for Large-Scale Images classification. The obtained results, and the comparison with other works designed to accelerate the same types of architectures, show the efficiency and the competitiveness of the proposed accelerator design by significantly improved performance and resource utilization.

📄 PDF Abstract BibTeX arXiv:2208.13250

Code (0)

등록된 구현이 없습니다.

Tasks

High-Level Synthesis

Methods 이 논문이 사용한 방법론

Convolution A convolution is a type of matrix operation, consisting of a kernel, a small matrix of weights, that slides over input data performing element-wise multiplication with the…

A Data-Center FPGA Acceleration Platform for Convolutional Neural Networks

2019-09-17 · Xiaoyu Yu, Yuwei Wang, Jie Miao, Ephrem Wu 외

Intensive computation is entering data centers with multiple workloads of deep learning. To balance the compute efficiency, performance, and total cost of ownership (TCO), the use of a field-programmable gate array (FPGA…

GPU

Evolutionary Bin Packing for Memory-Efficient Dataflow Inference Acceleration on FPGA

2020-03-24 · Mairin Kroes, Lucian Petrica, Sorin Cotofana, Michaela Blott

Convolutional neural network (CNN) dataflow inference accelerators implemented in Field Programmable Gate Arrays (FPGAs) have demonstrated increased energy efficiency and lower latency compared to CNN execution on CPUs o…

A GPU-Outperforming FPGA Accelerator Architecture for Binary Convolutional Neural Networks

2017-02-20 · Yixing Li, Zichuan Liu, Kai Xu, Hao Yu 외

FPGA-based hardware accelerators for convolutional neural networks (CNNs) have obtained great attentions due to their higher energy efficiency than GPUs. However, it is challenging for FPGA-based solutions to achieve a h…

GPU

Face Recognition with Hybrid Efficient Convolution Algorithms on FPGAs

2018-03-23 · Chuanhao Zhuge, Xinheng Liu, Xiaofan Zhang, Sudeep Gummadi 외

Deep Convolutional Neural Networks have become a Swiss knife in solving critical artificial intelligence tasks. However, deploying deep CNN models for latency-critical tasks remains to be challenging because of the compl…

Face Recognition GPU High-Level Synthesis

GenGNN: A Generic FPGA Framework for Graph Neural Network Acceleration

2022-01-20 · Stefan Abi-Karam, Yuqi He, Rishov Sarkar, Lakshmi Sathidevi 외

Graph neural networks (GNNs) have recently exploded in popularity thanks to their broad applicability to ubiquitous graph-related problems such as quantum chemistry, drug discovery, and high energy physics. However, meet…

CPU Drug Discovery GPU Graph Neural Network+1