paper-with-me

홈 › Papers

FPGA-Based Implicit-Explicit Real-time Simulation Solver for Railway Wireless Power Transfer with Nonlinear Magnetic Coupling Components

2023-10-27 · Han Xu, Yangbin Zeng, Jialin Zheng, Kainan Chen, Weicheng Liu, Zhengming Zhao

Railway Wireless Power Transfer (WPT) is a promising non-contact power supply solution, but constructing prototypes for controller testing can be both costly and unsafe. Real-time hardware-in-the-loop simulation is an effective and secure testing tool, but simulating the dynamic charging process of railway WPT systems is challenging due to the continuous changes in the nonlinear magnetic coupling components. To address this challenge, we propose an FPGA-based half-step implicit-explicit (IMEX) simulation solver. The proposed solver adopts an IMEX algorithm to solve the piecewise linear and nonlinear parts of the system separately, which enables FPGAs to solve nonlinear components while achieving high numerical stability. Additionally, we divide a complete integration step into two half-steps to reduce computational time delays. Our proposed method offers a promising solution for the real-time simulation of railway WPT systems. The novelty of our approach lies in the use of the IMEX algorithm and the half-step integration method, which significantly improves the accuracy and efficiency of the simulation. Our simulations and experiments demonstrate the effectiveness and accuracy of the proposed solver, which provides a new approach for simulating and optimizing railway WPT systems with nonlinear magnetic coupling components.

📄 PDF Abstract BibTeX arXiv:2310.18085

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

A Multiplication-Free Spike-Time Learning Algorithm and its Efficient FPGA Implementation for On-Chip SNN Training

2026-04-25 · Maryam Mirsadeghi, Mojtaba Mirbagheri, Saeed Reza Kheradpisheh arxiv

Spiking Neural Networks (SNNs) offer a biologically inspired foundation for low-power, event-driven intelligence, yet their direct on-chip supervised training remains a key hardware challenge. This paper presents a multi…

Hardware-in-the-loop simulation of a UAV autonomous landing algorithm implemented in SoC FPGA

2022-07-25 · Hubert Szolc, Tomasz Kryjak

This paper presents a system for hardware-in-the-loop (HiL) simulation of unmanned aerial vehicle (UAV) control algorithms implemented on a heterogeneous SoC FPGA computing platforms. The AirSim simulator running on a PC…

C++ code

An FPGA-based Parallel Architecture for Face Detection using Mixed Color Models

2014-05-27 · Luo Tao, Shi zaifeng

In this paper, a reliable method for detecting human faces in color images is proposed. This system firstly detects skin color in YCgCr and YIQ color space, then filters binary texture and the result is morphological pro…

Face Detection

FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud

2018-06-02 · 45th ACM/IEEE International Symposium on Computer Architecture (ISCA 2018) 2018 6 · Sagar Karandikar, Howard Mao, Donggyu Kim, David Biancolin 외

We present FireSim, an open-source simulation platform that enables cycle-exact microarchitectural simulation of large scale-out clusters by combining FPGA-accelerated simulation of silicon-proven RTL designs with a scal…

Fast Algorithms for Spiking Neural Network Simulation with FPGAs

2024-05-03 · Björn A. Lindqvist, Artur Podobas

Using OpenCL-based high-level synthesis, we create a number of spiking neural network (SNN) simulators for the Potjans-Diesmann cortical microcircuit for a high-end Field-Programmable Gate Array (FPGA). Our best simulato…

GPUHigh-Level SynthesisNeural Network simulation