Reconfigurable Radar Signal Processing Accelerator for Integrated Sensing and Communication System
IEEE 802.11ad-based integrated sensing and communications (ISAC) have been identified as a potential solution for enabling next-generation intelligent transportation systems in the millimeter wave (mmW) spectrum. The radar functionality within the ISAC enables accurate detection and localization of mobile targets, which can significantly speed up the selection of the optimal high-directional narrow beam required for mmW communications between the base station and mobile target. To bring ISAC to reality, a radar signal processing (RSP) accelerator, co-located with the wireless communication physical layer (PHY), on edge platforms, is desired. In this work, we discuss the three-dimensional digital hardware RSP framework for 802.11ad-based ISAC to detect the range, azimuth, and Doppler velocity of multiple targets. We present an efficient reconfigurable architecture for RSP on multi-processor system-on-chip (MPSoC) via hardware-software co-design, word-length optimization, and serial-parallel configurations. We demonstrate the functional correctness of the proposed fixed-point architecture and significant savings in resource utilization (40-70%), execution time (1.5x improvement), and power consumption (50%) over floating-point architecture. The acceleration on hardware offers a 120-factor improvement in execution time over the benchmark Quad-core processor. The proposed architecture enables on-the-fly reconfigurability to support different azimuth precision and Doppler velocity resolution, offering a real-time trade-off between functional accuracy and detection time. We implement end-to-end ISAC comprising RSP and PHY on MPSoC and demonstrate significant improvement in throughput over IEEE 802.11ad.
Code (0)
등록된 구현이 없습니다.
Tasks
Integrated sensing and communicationISACJoint Radar-CommunicationMethods 이 논문이 사용한 방법론
Similar Papers 제목 키워드 기반
Teacher-Student Knowledge Distillation for Radar Perception on Embedded Accelerators
Many radar signal processing methodologies are being developed for critical road safety perception tasks. Unfortunately, these signal processing algorithms are often poorly suited to run on embedded hardware accelerators…
Knowledge Distillationobject-detectionObject DetectionReconfigurable Intelligent Surface-Aided Joint Radar and Covert Communications: Fundamentals, Optimization, and Challenges
Future wireless communication systems will evolve toward multi-functional integrated systems to improve spectrum utilization and reduce equipment sizes. A joint radar and communication (JRC) system, which can support sim…
Autonomous VehiclesSelf-Adaptive Reconfigurable Arrays (SARA): Using ML to Assist Scaling GEMM Acceleration
With increasing diversity in Deep Neural Network(DNN) models in terms of layer shapes and sizes, the research community has been investigating flexible/reconfigurable accelerator substrates. This line of research has ope…
Dynamically Reconfigurable Variable-precision Sparse-Dense Matrix Acceleration in Tensorflow Lite
In this paper, we present a dynamically reconfigurable hardware accelerator called FADES (Fused Architecture for DEnse and Sparse matrices). The FADES design offers multiple configuration options that trade off paralleli…
Beyond Diagonal RIS for ISAC Network: Statistical Analysis and Network Parameter Estimation
This paper investigates the use of beyond diagonal reconfigurable intelligent surface (BD-RIS) with $N$ elements to advance integrated sensing and communication (ISAC). We address a key gap in the statistical characteriz…
Integrated sensing and communicationISACparameter estimation