paper-with-me

Papers

HierSVA: A Data Synthesis Pipeline, Dataset, and Benchmark for LLM-Driven Hierarchical Hardware Formal Verification

2026-06-09 · Maohua Nie, Jiang Zhu, Jingqun Zhang, Zhichen Zeng, Jiayi Wang, Sibo Zhang, Jialin Wang, C. -J. Richard Shi arxiv

We present HierSVA, an integrated suite that combines a pipeline, dataset, and benchmark for LLM-driven hierarchical hardware formal verification. HierSVA-SP pairs an RTL preprocessing toolchain with an LLM-in-the-loop formal verification flow to produce reference SystemVerilog Assertions (SVA) on hierarchical RTL. Applying it to BaseJump STL yields HierSVA-DS, a dataset of 342 modules, with hierarchy metadata and depths 0--9, accompanied by a deep subset of 28 module-bug pairs with natural-language specifications and bug variants. HierSVA-B decomposes assertion quality into six metric axes: syntax correctness, assertion proof success rate, vacuity, specification faithfulness, mutation coverage, and formal core coverage. Applying HierSVA-B to twelve recent LLMs reveals three findings. First, the module-level compile rate is 67.1\%; among generated assertions in evaluable runs, 82.1\% prove non-vacuously, but the corresponding assertion sets detect only 70.2\% of eligible injected faults and cover 36.2\% of the formal core. Second, on 211 evaluable model--module entries in the deep subset, assertion sets flag buggy RTL with 0.87 recall, but 40\% of predicted-buggy outcomes are false positives on correct RTL, limiting precision to 0.60. Third, agentic mode improves S1-style provability and strength metrics, but gains plateau and oscillate. Codes and artifacts are available at \href{https://github.com/HierSVAAnon/HierSVACodeAndArtifacts}{https://github.com/HierSVAAnon/HierSVACodeAndArtifacts}. Dataset is available at \href{https://huggingface.co/datasets/AnonymousHierSVA/HierSVA}{https://huggingface.co/datasets/AnonymousHierSVA/HierSVA}.

📄 PDF Abstract BibTeX arXiv:2606.13706

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

Customizable Perturbation Synthesis for Robust SLAM Benchmarking

2024-02-12 · Xiaohao Xu, Tianyi Zhang, Sibo Wang, Xiang Li 외

Robustness is a crucial factor for the successful deployment of robots in unstructured environments, particularly in the domain of Simultaneous Localization and Mapping (SLAM). Simulation-based benchmarks have emerged as…

BenchmarkingSimultaneous Localization and Mapping

ASBench: Image Anomalies Synthesis Benchmark for Anomaly Detection

2025-10-09 · Qunyi Zhang, Songan Zhang, Jiaqi Liu, Jinbao Wang 외 arxiv

Anomaly detection plays a pivotal role in manufacturing quality control, yet its application is constrained by limited abnormal samples and high manual annotation costs. While anomaly synthesis offers a promising solutio…

Anomaly Detection

Discrete fully probabilistic design: towards a control pipeline for the synthesis of policies from examples

2021-12-21 · Enrico Ferrentino, Pasquale Chiacchio, Giovanni Russo

We present the principled design of a control pipeline for the synthesis of policies from examples data. The pipeline, based on a discretized design which we term as discrete fully probabilistic design, expounds an algor…

Incremental Search Space Construction for Machine Learning Pipeline Synthesis

2021-01-26 · Marc-André Zöller, Tien-Dung Nguyen, Marco F. Huber

Automated machine learning (AutoML) aims for constructing machine learning (ML) pipelines automatically. Many studies have investigated efficient methods for algorithm selection and hyperparameter optimization. However, …

AutoMLBIG-bench Machine LearningHyperparameter Optimization

FLAMES: Improving LLM Math Reasoning via a Fine-Grained Analysis of the Data Synthesis Pipeline

2025-08-22 · Parker Seegmiller, Kartik Mehta, Soumya Saha, Chenyang Tao 외 arxiv

Recent works improving LLM math reasoning with synthetic data have used unique setups, making comparison of data synthesis strategies impractical. This leaves many unanswered questions about the roles of different factor…

Domain Generalization