paper-with-me

홈 › Papers

High-level numerical simulations of noise in CCD and CMOS photosensors: review and tutorial

2014-12-11 · Mikhail Konnik, James Welsh

In many applications, such as development and testing of image processing algorithms, it is often necessary to simulate images containing realistic noise from solid-state photosensors. A high-level model of CCD and CMOS photosensors based on a literature review is formulated in this paper. The model includes photo-response non-uniformity, photon shot noise, dark current Fixed Pattern Noise, dark current shot noise, offset Fixed Pattern Noise, source follower noise, sense node reset noise, and quantisation noise. The model also includes voltage-to-voltage, voltage-to-electrons, and analogue-to-digital converter non-linearities. The formulated model can be used to create synthetic images for testing and validation of image processing algorithms in the presence of realistic images noise. An example of the simulated CMOS photosensor and a comparison with a custom-made CMOS hardware sensor is presented. Procedures for characterisation from both light and dark noises are described. Experimental results that confirm the validity of the numerical model are provided. The paper addresses the issue of the lack of comprehensive high-level photosensor models that enable engineers to simulate realistic effects of noise on the images obtained from solid-state photosensors.

📄 PDF Abstract BibTeX arXiv:1412.4031

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

A $0.11-0.38$ pJ/cycle Differential Ring Oscillator in $65$ nm CMOS for Robust Neurocomputing

2020-11-02 · Xueyong Zhang, Jyotibdha Acharya, Arindam Basu

This paper presents a low-area and low-power consumption CMOS differential current controlled oscillator (CCO) for neuromorphic applications. The oscillation frequency is improved over the conventional one by reducing th…

A 2-6 GHz Ultra-Wideband CMOS Transceiver for Radar Applications

2025-03-08 · Alin Thomas Tharakan, Prince Philip, Gokulan T., Sumit Kumar 외

This paper presents a low power, low cost transceiver architecture to implement radar-on-a-chip. The transceiver comprises of a full ultra-wideband (UWB) transmitter and a full UWB band receiver. A design methodology to …

Capacity, Fidelity, and Noise Tolerance of Associative Spatial-Temporal Memories Based on Memristive Neuromorphic Network

2017-07-12 · Dmitri Gavrilov, Dmitri Strukov, Konstantin K. Likharev

We have calculated the key characteristics of associative (content-addressable) spatial-temporal memories based on neuromorphic networks with restricted connectivity - "CrossNets". Such networks may be naturally implemen…

Retrieval

A Novel Power-optimized CMOS sEMG Device with Ultra Low-noise integrated with ConvNet (VGG16) for Biomedical Applications

2023-01-04 · Ahmed Ayman - Mohamed Sabry

The needle bio-potential sensors for measuring muscle and brain activity need invasive surgical targeted muscle reinnervation (TMR) and a demanding process to maintain, but surface bio-potential sensors lack clear bio-si…

EEG

Homogeneous Spiking Neuromorphic System for Real-World Pattern Recognition

2015-06-02 · Xinyu Wu, Vishal Saxena, Kehan Zhu

A neuromorphic chip that combines CMOS analog spiking neurons and memristive synapses offers a promising solution to brain-inspired computing, as it can provide massive neural network parallelism and density. Previous hy…