paper-with-me

홈 › Papers

KernelSight-LM: A Kernel-Level LLM Inference Simulator

2026-06-26 · Xiteng Yao, Taeho Kim, Hengzhi Pei, Xinle Liu, Kyle Ulrich, Leonard Lausen, Ashish Khetan, Xiang Song, George Karypis, Martin Herbordt arxiv

As large language models (LLMs) move into production serving, practitioners must rapidly evaluate inference performance across diverse hardware, models, and serving parameters to meet cost and latency targets. However, the end-to-end behavior of LLMs couples serving-layer policies with low-level GPU kernel execution and rapidly evolving architectures, forcing slow, deployment-specific benchmarking that is hard to generalize. We present KernelSight-LM, a fine-grained inference simulator that models token-level execution and produces kernel-level latency breakdowns. It decomposes each serving step into a roofline kernel model with a learned efficiency term, a communication model, and a host-overhead model, composed through a discrete-event scheduler that also captures mechanisms like prefix caching and continuous batching. KernelSight-LM offers two prediction tiers that trade target-GPU data for accuracy. The cross-generation tier uses no target-GPU measurements, only hardware specifications and kernel microbenchmarks from previously profiled GPUs, and predicts per-kernel latency on an unseen GPU generation to 12.1% error, a 1.8x improvement over the roofline baseline (22.0%). A second target-measured tier adds one model-agnostic kernel-microbenchmark sweep on the target GPU, sharpening per-kernel error to 3.8%, a 7.3x improvement over a comparable baseline (27.7%). Both tiers require far less target-GPU data than the prior systems they extend. In our simulator, these predictions yield end-to-end median (p50) errors across six model families of 15.4%, 12.8%, and 3.0% (TTFT, TPOT, throughput) in the cross-generation tier and 14.3%, 6.2%, and 2.7% in the target-measured tier, matching dedicated profiling tools while collecting far less on-device data. Beyond prediction, its kernel-level bottleneck breakdowns support hardware/software co-design and capacity planning.

📄 PDF Abstract BibTeX arXiv:2606.28565

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

Simulator Calibration under Covariate Shift with Kernels

2018-09-21 · Keiichi Kisamori, Motonobu Kanagawa, Keisuke Yamazaki

We propose a novel calibration method for computer simulators, dealing with the problem of covariate shift. Covariate shift is the situation where input distributions for training and test are different, and ubiquitous i…

Bayesian Inference

GATSPI: GPU Accelerated Gate-Level Simulation for Power Improvement

2022-03-11 · Yanqing Zhang, Haoxing Ren, Akshay Sridharan, Brucek Khailany

In this paper, we present GATSPI, a novel GPU accelerated logic gate simulator that enables ultra-fast power estimation for industry sized ASIC designs with millions of gates. GATSPI is written in PyTorch with custom CUD…

CPUGPU

Delayed acceptance ABC-SMC

2017-08-07 · Richard G. Everitt, Paulina A. Rowińska

Approximate Bayesian computation (ABC) is now an established technique for statistical inference used in cases where the likelihood function is computationally expensive or not available. It relies on the use of a~model …

Full-stack evaluation of Machine Learning inference workloads for RISC-V systems

2024-05-24 · Debjyoti Bhattacharjee, Anmol, Tommaso Marinelli, Karan Pathak 외

Architectural simulators hold a vital role in RISC-V research, providing a crucial platform for workload evaluation without the need for costly physical prototypes. They serve as a dynamic environment for exploring innov…

BenchmarkingDeep Learning

Optimizing Data Collection in Deep Reinforcement Learning

2022-07-15 · James Gleeson, Daniel Snider, Yvonne Yang, Moshe Gabel 외

Reinforcement learning (RL) workloads take a notoriously long time to train due to the large number of samples collected at run-time from simulators. Unfortunately, cluster scale-up approaches remain expensive, and commo…

CPUDeep Reinforcement LearningGPUreinforcement-learning+2