paper-with-me

홈 › Papers

Low Precision Constant Parameter CNN on FPGA

2019-01-11 · Thiam Khean Hah, Yeong Tat Liew, Jason Ong

We report FPGA implementation results of low precision CNN convolution layers optimized for sparse and constant parameters. We describe techniques that amortizes the cost of common factor multiplication and automatically leverage dense hand tuned LUT structures. We apply this method to corner case residual blocks of Resnet on a sparse Resnet50 model to assess achievable utilization and frequency and demonstrate an effective performance of 131 and 23 TOP/chip for the corner case blocks. The projected performance on a multichip persistent implementation of all Resnet50 convolution layers is 10k im/s/chip at batch size 2. This is 1.37x higher than V100 GPU upper bound at the same batch size after normalizing for sparsity.

📄 PDF Abstract BibTeX arXiv:1901.04969

Code (0)

등록된 구현이 없습니다.

Tasks

GPU

Methods 이 논문이 사용한 방법론

Average Pooling 설명 없음
ReLU How Do I Communicate to Expedia? How Do I Communicate to Expedia? – Call ☎️ +1-(888) 829 (0881) or +1-805-330-4056 or +1-805-330-4056 for Live Support & Special Travel…
1x1 Convolution A 1 x 1 Convolution is a convolution with some special properties in that it can be used for dimensionality reduction,…
Batch Normalization 설명 없음
Bottleneck Residual Block A Bottleneck Residual Block is a variant of the residual block that utilises 1x1 convolutions to create a bottleneck. The…
Global Average Pooling Global Average Pooling is a pooling operation designed to replace fully connected layers in classical CNNs. The idea is to generate one feature map for each corresponding…
Residual Block Residual Blocks are skip-connection blocks that learn residual functions with reference to the layer inputs, instead of learning unreferenced functions. They were introduced…
Kaiming Initialization 설명 없음

Similar Papers 제목 키워드 기반

AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers

2019-11-19 · Julian Faraone, Martin Kumm, Martin Hardieck, Peter Zipf 외

Low-precision arithmetic operations to accelerate deep-learning applications on field-programmable gate arrays (FPGAs) have been studied extensively, because they offer the potential to save silicon area or increase thro…

Quantization

FINN-L: Library Extensions and Design Trade-off Analysis for Variable Precision LSTM Networks on FPGAs

2018-07-11 · Vladimir Rybalkin, Alessandro Pappalardo, Muhammad Mohsin Ghaffar, Giulio Gambardella 외

It is well known that many types of artificial neural networks, including recurrent networks, can achieve a high classification accuracy even with low-precision weights and activations. The reduction in precision general…

Optical Character RecognitionOptical Character Recognition (OCR)Quantization

Compressing deep neural networks on FPGAs to binary and ternary precision with HLS4ML

2020-03-11 · Giuseppe Di Guglielmo, Javier Duarte, Philip Harris, Duc Hoang 외

We present the implementation of binary and ternary neural networks in the hls4ml library, designed to automatically convert deep neural network models to digital circuits with FPGA firmware. Starting from benchmark mode…

Handwritten Digit Recognition

Automatic Generation of Multi-precision Multi-arithmetic CNN Accelerators for FPGAs

2019-10-21 · Yiren Zhao, Xitong Gao, Xuan Guo, Junyi Liu 외

Modern deep Convolutional Neural Networks (CNNs) are computationally demanding, yet real applications often require high throughput and low latency. To help tackle these problems, we propose Tomato, a framework designed …

General Classification

Streaming Architecture for Large-Scale Quantized Neural Networks on an FPGA-Based Dataflow Platform

2017-07-31 · Chaim Baskin, Natan Liss, Evgenii Zheltonozhskii, Alex M. Bronshtein 외

Deep neural networks (DNNs) are used by different applications that are executed on a range of computer architectures, from IoT devices to supercomputers. The footprint of these networks is huge as well as their computat…

General Classification