paper-with-me

홈 › Papers

MCUNet: Tiny Deep Learning on IoT Devices

2020-07-20 · NeurIPS 2020 12 · Ji Lin, Wei-Ming Chen, Yujun Lin, John Cohn, Chuang Gan, Song Han

Machine learning on tiny IoT devices based on microcontroller units (MCU) is appealing but challenging: the memory of microcontrollers is 2-3 orders of magnitude smaller even than mobile phones. We propose MCUNet, a framework that jointly designs the efficient neural architecture (TinyNAS) and the lightweight inference engine (TinyEngine), enabling ImageNet-scale inference on microcontrollers. TinyNAS adopts a two-stage neural architecture search approach that first optimizes the search space to fit the resource constraints, then specializes the network architecture in the optimized search space. TinyNAS can automatically handle diverse constraints (i.e.device, latency, energy, memory) under low search costs.TinyNAS is co-designed with TinyEngine, a memory-efficient inference library to expand the search space and fit a larger model. TinyEngine adapts the memory scheduling according to the overall network topology rather than layer-wise optimization, reducing the memory usage by 4.8x, and accelerating the inference by 1.7-3.3x compared to TF-Lite Micro and CMSIS-NN. MCUNet is the first to achieves >70% ImageNet top1 accuracy on an off-the-shelf commercial microcontroller, using 3.5x less SRAM and 5.7x less Flash compared to quantized MobileNetV2 and ResNet-18. On visual&audio wake words tasks, MCUNet achieves state-of-the-art accuracy and runs 2.4-3.4x faster than MobileNetV2 and ProxylessNAS-based solutions with 3.7-4.1x smaller peak SRAM. Our study suggests that the era of always-on tiny machine learning on IoT devices has arrived. Code and models can be found here: https://tinyml.mit.edu.

📄 PDF Abstract BibTeX arXiv:2007.10319

Code (1)

mit-han-lab/mcunet tf

Tasks

BIG-bench Machine LearningDeep LearningNeural Architecture SearchScheduling

Methods 이 논문이 사용한 방법론

Pointwise Convolution Pointwise Convolution is a type of convolution that uses a 1x1 kernel: a kernel that iterates through every single point. This…
Depthwise Convolution Depthwise Convolution is a type of convolution where we apply a single convolutional filter for each input channel. In the regular 2D…
Batch Normalization 설명 없음
Depthwise Separable Convolution While standard convolution performs the channelwise and spatial-wise computation in one step, Depthwise Separable Convolution …
Inverted Residual Block 설명 없음
1x1 Convolution A 1 x 1 Convolution is a convolution with some special properties in that it can be used for dimensionality reduction,…
Average Pooling 설명 없음
Convolution A convolution is a type of matrix operation, consisting of a kernel, a small matrix of weights, that slides over input data performing element-wise multiplication with the…

Similar Papers 제목 키워드 기반

MCUNetV2: Memory-Efficient Patch-based Inference for Tiny Deep Learning

2021-10-28 · Ji Lin, Wei-Ming Chen, Han Cai, Chuang Gan 외

Tiny deep learning on microcontroller units (MCUs) is challenging due to the limited memory size. We find that the memory bottleneck is due to the imbalanced memory distribution in convolutional neural network (CNN) desi…

Deep Learningimage-classificationImage ClassificationNeural Architecture Search+3

Memory-efficient Patch-based Inference for Tiny Deep Learning

2021-12-01 · NeurIPS 2021 12 · Ji Lin, Wei-Ming Chen, Han Cai, Chuang Gan 외

Tiny deep learning on microcontroller units (MCUs) is challenging due to the limited memory size. We find that the memory bottleneck is due to the imbalanced memory distribution in convolutional neural network (CNN) desi…

Deep Learningimage-classificationImage ClassificationNeural Architecture Search+3

Tiny Machine Learning: Progress and Futures

2024-03-28 · Ji Lin, Ligeng Zhu, Wei-Ming Chen, Wei-Chen Wang 외

Tiny Machine Learning (TinyML) is a new frontier of machine learning. By squeezing deep learning models into billions of IoT devices and microcontrollers (MCUs), we expand the scope of AI applications and enable ubiquito…

Deep Learning

Decentralised Resource Sharing in TinyML: Wireless Bilayer Gossip Parallel SGD for Collaborative Learning

2025-01-08 · Ziyuan Bao, Eiman Kanjo, Soumya Banerjee, Hasib-Al Rashid 외

With the growing computational capabilities of microcontroller units (MCUs), edge devices can now support machine learning models. However, deploying decentralised federated learning (DFL) on such devices presents key ch…

Federated LearningPrivacy Preserving

msf-CNN: Patch-based Multi-Stage Fusion with Convolutional Neural Networks for TinyML

2025-05-16 · Zhaolan Huang, Emmanuel Baccelli

AI spans from large language models to tiny models running on microcontrollers (MCUs). Extremely memory-efficient model architectures are decisive to fit within an MCU's tiny memory budget e.g., 128kB of RAM. However, in…