paper-with-me

홈 › Papers

Modeling Relational Logic Circuits for And-Inverter Graph Convolutional Network

2025-08-16 · Weihao Sun, Shikai Guo, Siwen Wang, Qian Ma, Hui Li arxiv

The automation of logic circuit design enhances chip performance, energy efficiency, and reliability, and is widely applied in the field of Electronic Design Automation (EDA).And-Inverter Graphs (AIGs) efficiently represent, optimize, and verify the functional characteristics of digital circuits, enhancing the efficiency of EDA development.Due to the complex structure and large scale of nodes in real-world AIGs, accurate modeling is challenging, leading to existing work lacking the ability to jointly model functional and structural characteristics, as well as insufficient dynamic information propagation capability.To address the aforementioned challenges, we propose AIGer.Specifically, AIGer consists of two components: 1) Node logic feature initialization embedding component and 2) AIGs feature learning network component.The node logic feature initialization embedding component projects logic nodes, such as AND and NOT, into independent semantic spaces, to enable effective node embedding for subsequent processing.Building upon this, the AIGs feature learning network component employs a heterogeneous graph convolutional network, designing dynamic relationship weight matrices and differentiated information aggregation approaches to better represent the original structure and information of AIGs.The combination of these two components enhances AIGer's ability to jointly model functional and structural characteristics and improves its message passing capability. Experimental results indicate that AIGer outperforms the current best models in the Signal Probability Prediction (SSP) task, improving MAE and MSE by 18.95\% and 44.44\%, respectively. In the Truth Table Distance Prediction (TTDP) task, AIGer achieves improvements of 33.57\% and 14.79\% in MAE and MSE, respectively, compared to the best-performing models.

📄 PDF Abstract BibTeX arXiv:2508.11991

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

FuncGNN: Learning Functional Semantics of Logic Circuits with Graph Neural Networks

2025-06-07 · Qiyun Zhao

As integrated circuit scale grows and design complexity rises, effective circuit representation helps support logic synthesis, formal verification, and other automated processes in electronic design automation. And-Inver…

GPU

A balanced Memristor-CMOS ternary logic family and its application

2023-09-04 · Xiao-Yuan Wang, Jia-Wei Zhou, Chuan-Tao Dong, Xin-Hui Chen 외

The design of balanced ternary digital logic circuits based on memristors and conventional CMOS devices is proposed. First, balanced ternary minimum gate TMIN, maximum gate TMAX and ternary inverters are systematically d…

DeepGate: Learning Neural Representations of Logic Gates

2021-11-26 · Min Li, Sadaf Khan, Zhengyuan Shi, Naixing Wang 외

Applying deep learning (DL) techniques in the electronic design automation (EDA) field has become a trending topic. Most solutions apply well-developed DL models to solve specific EDA problems. While demonstrating promis…

Graph Neural NetworkRepresentation Learning

GraCo -- A Graph Composer for Integrated Circuits

2024-11-21 · Stefan Uhlich, Andrea Bonetti, Arun Venkitaraman, Ali Momeni 외

Designing integrated circuits involves substantial complexity, posing challenges in revealing its potential applications - from custom digital cells to analog circuits. Despite extensive research over the past decades in…

Reinforcement Learning (RL)

ShortCircuit: AlphaZero-Driven Circuit Design

2024-08-19 · Dimitrios Tsaras, Antoine Grosnit, Lei Chen, Zhiyao Xie 외

Chip design relies heavily on generating Boolean circuits, such as AND-Inverter Graphs (AIGs), from functional descriptions like truth tables. This generation operation is a key process in logic synthesis, a primary chip…