paper-with-me

홈 › Papers

RHNAS: Realizable Hardware and Neural Architecture Search

2021-06-17 · Yash Akhauri, Adithya Niranjan, J. Pablo Muñoz, Suvadeep Banerjee, Abhijit Davare, Pasquale Cocchini, Anton A. Sorokin, Ravi Iyer, Nilesh Jain

The rapidly evolving field of Artificial Intelligence necessitates automated approaches to co-design neural network architecture and neural accelerators to maximize system efficiency and address productivity challenges. To enable joint optimization of this vast space, there has been growing interest in differentiable NN-HW co-design. Fully differentiable co-design has reduced the resource requirements for discovering optimized NN-HW configurations, but fail to adapt to general hardware accelerator search spaces. This is due to the existence of non-synthesizable (invalid) designs in the search space of many hardware accelerators. To enable efficient and realizable co-design of configurable hardware accelerators with arbitrary neural network search spaces, we introduce RHNAS. RHNAS is a method that combines reinforcement learning for hardware optimization with differentiable neural architecture search. RHNAS discovers realizable NN-HW designs with 1.84x lower latency and 1.86x lower energy-delay product (EDP) on ImageNet and 2.81x lower latency and 3.30x lower EDP on CIFAR-10 over the default hardware accelerator design.

📄 PDF Abstract BibTeX arXiv:2106.09180

Code (0)

등록된 구현이 없습니다.

Tasks

Neural Architecture Search

Similar Papers 제목 키워드 기반

Tri-Hybrid Multi-User Precoding Based on Electromagnetically Reconfigurable Antennas

2025-05-04 · Pinjun Zheng, Yuchen Zhang, Tareq Y. Al-Naffouri, Md. Jahangir Hossain 외

The tri-hybrid precoding architecture based on electromagnetically reconfigurable antennas (ERAs) is a promising solution for overcoming key limitations in multiple-input multiple-output communication systems. Aiming to …

VRA: Grounding Discrete-Time Joint Acceleration in Voltage-Constrained Actuation

2026-05-11 · Lingwei Zhang, Jiaming Wang, Tianlin Zhang, Zhitao Song 외 arxiv

Discrete-time joint acceleration constraints are widely used to enforce position and velocity limits. However, under voltage-constrained electric actuators, kinematically admissible accelerations may be physically unreal…

Controllable Quantum Memory Capacity in Quantum Reservoir Networks with Tunable partial-SWAPs

2026-05-12 · Erik L. Connerty, Ethan N. Evans arxiv

In the field of quantum reservoir computing (QRC), many different computational models and architectures have been proposed. From these models, we identify feedback-based models -- which use a feedback mechanism to re-em…

Rethinking Co-design of Neural Architectures and Hardware Accelerators

2021-02-17 · Yanqi Zhou, Xuanyi Dong, Berkin Akin, Mingxing Tan 외

Neural architectures and hardware accelerators have been two driving forces for the progress in deep learning. Previous works typically attempt to optimize hardware given a fixed model architecture or model architecture …

Neural Architecture Search

Hardware/Software Co-Exploration of Neural Architectures

2019-07-06 · Weiwen Jiang, Lei Yang, Edwin Sha, Qingfeng Zhuge 외

We propose a novel hardware and software co-exploration framework for efficient neural architecture search (NAS). Different from existing hardware-aware NAS which assumes a fixed hardware design and explores the neural a…

Neural Architecture SearchReinforcement Learning