paper-with-me

홈 › Papers

SIMD-size aware weight regularization for fast neural vocoding on CPU

2022-11-02 · Hiroki Kanagawa, Yusuke Ijima

This paper proposes weight regularization for a faster neural vocoder. Pruning time-consuming DNN modules is a promising way to realize a real-time vocoder on a CPU (e.g. WaveRNN, LPCNet). Regularization that encourages sparsity is also effective in avoiding the quality degradation created by pruning. However, the orders of weight matrices must be contiguous in SIMD size for fast vocoding. To ensure this order, we propose explicit SIMD size aware regularization. Our proposed method reshapes a weight matrix into a tensor so that the weights are aligned by group size in advance, and then computes the group Lasso-like regularization loss. Experiments on 70% sparse subband WaveRNN show that pruning in conventional Lasso and column-wise group Lasso degrades the synthetic speech's naturalness. The vocoder with proposed regularization 1) achieves comparable naturalness to that without pruning and 2) performs meaningfully faster than other conventional vocoders using regularization.

📄 PDF Abstract BibTeX arXiv:2211.00898

Code (0)

등록된 구현이 없습니다.

Tasks

CPU

Methods 이 논문이 사용한 방법론

Pruning 설명 없음
ReLU How Do I Communicate to Expedia? How Do I Communicate to Expedia? – Call ☎️ +1-(888) 829 (0881) or +1-805-330-4056 or +1-805-330-4056 for Live Support & Special Travel…
Tanh Activation 설명 없음
Softmax The Softmax output function transforms a previous layer's output into a vector of probabilities. It is commonly used for multiclass classification. Given an input vector $x$…
Sigmoid Activation 설명 없음
WaveRNN WaveRNN is a single-layer recurrent neural network for audio generation that is designed efficiently predict 16-bit raw audio samples. The overall computation in the…
AWARE We propose to theoretically and empirically examine the effect of incorporating weighting schemes into walk-aggregating GNNs. To this end, we propose a simple, interpretable, and…

Similar Papers 제목 키워드 기반

VibeVoice-ASR-BitNet Technical Report

2026-07-23 · Songchen Xu, Ting Song, Shaohan Huang, Zhiliang Peng 외 arxiv

We present VibeVoice-ASR-BitNet, a compressed variant of VibeVoice-ASR optimized for real-time inference on edge CPUs. We apply heterogeneous quantization tailored to the computational characteristics of each stage: the …

ExaGEMM: Exploration Framework for CPU-Driven ML Inference via Associative In-Register Computing for Low-Bit GEMM

2026-07-16 · Hyunwoo Oh, Suyeon Jang, Hanning Chen, Sanggeon Yun 외 arxiv

Low-bit GEMM is increasingly central to efficient ML inference, yet very-low-bit execution remains a poor fit for conventional CPUs. Practical deployment spans fragmented regimes-from 1/2/4-bit weights to varying activat…

NoMAD-Attention: Efficient LLM Inference on CPUs Through Multiply-add-free Attention

2024-03-02 · Tianyi Zhang, Jonah Wonkyu Yi, Bowen Yao, Zhaozhuo Xu 외

Large language model inference on Central Processing Units (CPU) is challenging due to the vast quantities of expensive Multiply-Add (MAD) matrix operations in the attention computations. In this paper, we argue that the…

16kCPULanguage ModelingLanguage Modelling+1

Decoding billions of integers per second through vectorization

2012-09-10 · Daniel Lemire, Leonid Boytsov

In many important applications -- such as search engines and relational database systems -- data is stored in the form of arrays of integers. Encoding and, most importantly, decoding of these arrays consumes considerable…

CPU

ISimDL: Importance Sampling-Driven Acceleration of Fault Injection Simulations for Evaluating the Robustness of Deep Learning

2023-03-14 · Alessio Colucci, Andreas Steininger, Muhammad Shafique

Deep Learning (DL) systems have proliferated in many applications, requiring specialized hardware accelerators and chips. In the nano-era, devices have become increasingly more susceptible to permanent and transient faul…