System-on-Chip Security Assertions
Assertions are widely used for functional validation as well as coverage analysis for both software and hardware designs. Assertions enable runtime error detection as well as faster localization of errors. While there is a vast literature on both software and hardware assertions for monitoring functional scenarios, there is limited effort in utilizing assertions to monitor System-on-Chip (SoC) security vulnerabilities. In this paper, we identify common SoC security vulnerabilities by analyzing the design. To monitor these vulnerabilities, we define several classes of assertions to enable runtime checking of security vulnerabilities. Our experimental results demonstrate that the security assertions generated by our proposed approach can detect all the inserted vulnerabilities while the functional assertions generated by state-of-the-art assertion generation techniques fail to detect most of them.
Code (0)
등록된 구현이 없습니다.
Similar Papers 제목 키워드 기반
(Security) Assertions by Large Language Models
The security of computer systems typically relies on a hardware root of trust. As vulnerabilities in hardware can have severe implications on a system, there is a need for techniques to support security verification acti…
Code GenerationAutoformalizing Memory Specifications with Agents
The primary goal of Design Verification (DV) is to ensure that a proposed chip design implementation (either in code, or physical form) exactly matches its specification and is free of functional errors in order to avoid…
The Role of Cost in the Integration of Security Features in Integrated Circuits for Smart Cards
This essay investigates the role of cost in the development and production of secure integrated circuits. Initially, I make a small introduction on hardware attacks on smart cards and some of the reasons behind them. Sub…
ATLAS: AI-Assisted Threat-to-Assertion Learning for System-on-Chip Security Verification
This work presents ATLAS, an LLM-driven framework that bridges standardized threat modeling and property-based formal verification for System-on-Chip (SoC) security. Starting from vulnerability knowledge bases such as Co…
LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
Chip design is about to be revolutionized by the integration of large language, multimodal, and circuit models (collectively LxMs). While exploring this exciting frontier with tremendous potential, the community must als…
Code Generation