paper-with-me

Papers

Systolic Tensor Array: An Efficient Structured-Sparse GEMM Accelerator for Mobile CNN Inference

2020-05-16 · Zhi-Gang Liu, Paul N. Whatmough, Matthew Mattina

Convolutional neural network (CNN) inference on mobile devices demands efficient hardware acceleration of low-precision (INT8) general matrix multiplication (GEMM). The systolic array (SA) is a pipelined 2D array of processing elements (PEs), with very efficient local data movement, well suited to accelerating GEMM, and widely deployed in industry. In this work, we describe two significant improvements to the traditional SA architecture, to specifically optimize for CNN inference. Firstly, we generalize the traditional scalar PE, into a Tensor-PE, which gives rise to a family of new Systolic Tensor Array (STA) microarchitectures. The STA family increases intra-PE operand reuse and datapath efficiency, resulting in circuit area and power dissipation reduction of as much as 2.08x and 1.36x respectively, compared to the conventional SA at iso-throughput with INT8 operands. Secondly, we extend this design to support a novel block-sparse data format called density-bound block (DBB). This variant (STA-DBB) achieves a 3.14x and 1.97x improvement over the SA baseline at iso-throughput in area and power respectively, when processing specially-trained DBB-sparse models, while remaining fully backwards compatible with dense models.

📄 PDF Abstract BibTeX arXiv:2005.08098

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

Periodic Online Testing for Sparse Systolic Tensor Arrays

2025-04-25 · Christodoulos Peltekis, Chrysostomos Nicopoulos, Giorgos Dimitrakopoulos

Modern Machine Learning (ML) applications often benefit from structured sparsity, a technique that efficiently reduces model complexity and simplifies handling of sparse data in hardware. Sparse systolic tensor arrays - …

Integration of a systolic array based hardware accelerator into a DNN operator auto-tuning framework

2022-12-06 · F. N. Peccia, O. Bringmann

The deployment of neural networks on heterogeneous SoCs coupled with custom accelerators is a challenging task because of the lack of end-to-end software tools provided for these systems. Moreover, the already available …

Code Generation

S2TA: Exploiting Structured Sparsity for Energy-Efficient Mobile CNN Acceleration

2021-07-16 · Zhi-Gang Liu, Paul N. Whatmough, Yuhao Zhu, Matthew Mattina

Exploiting sparsity is a key technique in accelerating quantized convolutional neural network (CNN) inference on mobile devices. Prior sparse CNN accelerators largely exploit un-structured sparsity and achieve significan…

FlexSA: Flexible Systolic Array Architecture for Efficient Pruned DNN Model Training

2020-04-27 · Sangkug Lym, Mattan Erez

Modern deep learning models have high memory and computation cost. To make them fast and memory-cost efficient, structured model pruning is commonly used. We find that pruning a model using a common training accelerator …

SISA: A Scale-In Systolic Array for GEMM Acceleration

2026-03-31 · Luigi Altamura, Alessio Cicero, Mateo Vázquez Maceiras, Mohammad Ali Maleki 외 arxiv

The currently dominant AI/ML workloads, such as Large Language Models (LLMs), rely on the efficient execution of General Matrix-Matrix Multiplication (GEMM) operations. Thus, most systems are equipped with dedicated matr…