paper-with-me

Papers

Zebra: Memory Bandwidth Reduction for CNN Accelerators With Zero Block Regularization of Activation Maps

2022-05-02 · Hsu-Tung Shih, Tian-Sheuan Chang

The large amount of memory bandwidth between local buffer and external DRAM has become the speedup bottleneck of CNN hardware accelerators, especially for activation maps. To reduce memory bandwidth, we propose to learn pruning unimportant blocks dynamically with zero block regularization of activation maps (Zebra). This strategy has low computational overhead and could easily integrate with other pruning methods for better performance. The experimental results show that the proposed method can reduce 70\% of memory bandwidth for Resnet-18 on Tiny-Imagenet within 1\% accuracy drops and 2\% accuracy gain with the combination of Network Slimming.

📄 PDF Abstract BibTeX arXiv:2205.00779

Code (0)

등록된 구현이 없습니다.

Methods 이 논문이 사용한 방법론

Pruning 설명 없음

Similar Papers 제목 키워드 기반

On the Impact of Partial Sums on Interconnect Bandwidth and Memory Accesses in a DNN Accelerator

2020-11-02 · Mahesh Chandra

Dedicated accelerators are being designed to address the huge resource requirement of the deep neural network (DNN) applications. The power, performance and area (PPA) constraints limit the number of MACs available in th…

Pre-RTL DNN Hardware Evaluator With Fused Layer Support

2022-05-02 · Chih-Chyau Yang, Tian-Sheuan Chang

With the popularity of the deep neural network (DNN), hardware accelerators are demanded for real time execution. However, lengthy design process and fast evolving DNN models make hardware evaluation hard to meet the tim…

ORIGAMI: A Heterogeneous Split Architecture for In-Memory Acceleration of Learning

2018-12-30 · Hajar Falahati, Pejman Lotfi-Kamran, Mohammad Sadrosadati, Hamid Sarbazi-Azad

Memory bandwidth bottleneck is a major challenges in processing machine learning (ML) algorithms. In-memory acceleration has potential to address this problem; however, it needs to address two challenges. First, in-memor…

GPU

Dynamic Range Reduction via Branch-and-Bound

2024-09-17 · Thore Gerlach, Nico Piatkowski

The demand for high-performance computing in machine learning and artificial intelligence has led to the development of specialized hardware accelerators like Tensor Processing Units (TPUs), Graphics Processing Units (GP…

ODMA: On-Demand Memory Allocation Strategy for LLM Serving on LPDDR-Class Accelerators

2025-12-10 · Guoqiang Zou, Wanyu Wang, Hao Zheng, Longxiang Yin 외 arxiv

Existing memory management techniques severely hinder efficient Large Language Model serving on accelerators constrained by poor random-access bandwidth.While static pre-allocation preserves memory contiguity,it incurs s…