A CNN-Based Technique to Assist Layout-to-Generator Conversion for Analog Circuits
We propose a technique to assist in converting a reference layout of an analog circuit into the procedural layout generator by efficiently reusing available generators for sub-cell creation. The proposed convolutional neural network (CNN) model automatically detects sub-cells that can be generated by available generator scripts in the library, and suggests using them in the hierarchically correct places of the generator software. In experiments, the CNN model examined sub-cells of a high-speed wireline receiver that has a total of 4,885 sub-cell instances including different 145 sub-cell designs. The CNN model classified the sub-cell instances into 51 generatable and one not-generatable classes. One not-generatable class indicates that no available generator can generate the classified sub-cell. The CNN model achieved 99.3% precision in examining the 145 different sub-cell designs. The CNN model greatly reduced the examination time to 18 seconds from 88 minutes required in manual examination. Also, the proposed CNN model could correctly classify unfamiliar sub-cells that are very different from the training dataset.
Code (0)
등록된 구현이 없습니다.
Similar Papers 제목 키워드 기반
Simulation-Aware In-Context Policy Improvement for LLM-Aided Analog Layout Refinement
Analog IC layout design remains a labor-intensive iterative process dominated by simulation-driven refinement. Although end-to-end layout generators accelerate initial placement and routing, they still require experts to…
Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning
Analog integrated circuit (IC) floorplanning is typically a manual process with the placement of components (devices and modules) planned by a layout engineer. This process is further complicated by the interdependence o…
Transfer LearningA Custom IC Layout Generation Engine Based on Dynamic Templates and Grids
This paper presents an automatic layout generation framework in advanced CMOS technologies. The framework extends the template-and-grid-based layout generation methodology with the following additional techniques applied…
Layout GenerationBagNet: Berkeley Analog Generator with Layout Optimizer Boosted with Deep Neural Networks
The discrepancy between post-layout and schematic simulation results continues to widen in analog design due in part to the domination of layout parasitics. This paradigm shift is forcing designers to adopt design method…
Learn by Reasoning: Analogical Weight Generation for Few-Shot Class-Incremental Learning
Few-shot class-incremental Learning (FSCIL) enables models to learn new classes from limited data while retaining performance on previously learned classes. Traditional FSCIL methods often require fine-tuning parameters …
class-incremental learningClass Incremental LearningFew-Shot Class-Incremental LearningIncremental Learning