paper-with-me

홈 › Papers

BagNet: Berkeley Analog Generator with Layout Optimizer Boosted with Deep Neural Networks

2019-07-23 · Kourosh Hakhamaneshi, Nick Werblun, Pieter Abbeel, Vladimir Stojanovic

The discrepancy between post-layout and schematic simulation results continues to widen in analog design due in part to the domination of layout parasitics. This paradigm shift is forcing designers to adopt design methodologies that seamlessly integrate layout effects into the standard design flow. Hence, any simulation-based optimization framework should take into account time-consuming post-layout simulation results. This work presents a learning framework that learns to reduce the number of simulations of evolutionary-based combinatorial optimizers, using a DNN that discriminates against generated samples, before running simulations. Using this approach, the discriminator achieves at least two orders of magnitude improvement on sample efficiency for several large circuit examples including an optical link receiver layout.

📄 PDF Abstract BibTeX arXiv:1907.10515

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

Simulation-Aware In-Context Policy Improvement for LLM-Aided Analog Layout Refinement

2026-08-13 · Bingyang Liu, Ziming Wei, Xiaohan Gao, David Z. Pan arxiv

Analog IC layout design remains a labor-intensive iterative process dominated by simulation-driven refinement. Although end-to-end layout generators accelerate initial placement and routing, they still require experts to…

A CNN-Based Technique to Assist Layout-to-Generator Conversion for Analog Circuits

2025-11-24 · Sungyu Jeong, Minsu Kim, Byungsub Kim arxiv

We propose a technique to assist in converting a reference layout of an analog circuit into the procedural layout generator by efficiently reusing available generators for sub-cell creation. The proposed convolutional ne…

Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning

2024-11-20 · Davide Basso, Luca Bortolussi, Mirjana Videnovic-Misic, Husni Habal

Analog integrated circuit (IC) floorplanning is typically a manual process with the placement of components (devices and modules) planned by a layout engineer. This process is further complicated by the interdependence o…

Transfer Learning

This actually looks like that: Proto-BagNets for local and global interpretability-by-design

2024-06-21 · Kerol Djoumessi, Bubacarr Bah, Laura Kühlewein, Philipp Berens 외

Interpretability is a key requirement for the use of machine learning models in high-stakes applications, including medical diagnosis. Explaining black-box models mostly relies on post-hoc methods that do not faithfully …

image-classificationImage ClassificationMedical Diagnosis

AnalogAgent: Self-Improving Analog Circuit Design Automation with LLM Agents

2026-03-25 · Zhixuan Bao, Zhuoyi Lin, Jiageng Wang, Jinhai Hu 외 arxiv

Recent advances in large language models (LLMs) suggest strong potential for automating analog circuit design. Yet most LLM-based approaches rely on a single-model loop of generation, diagnosis, and correction, which fav…