paper-with-me

홈 › Papers

A New MRAM-based Process In-Memory Accelerator for Efficient Neural Network Training with Floating Point Precision

2020-03-02 · Hongjie Wang, Yang Zhao, Chaojian Li, Yue Wang, Yingyan Lin

The excellent performance of modern deep neural networks (DNNs) comes at an often prohibitive training cost, limiting the rapid development of DNN innovations and raising various environmental concerns. To reduce the dominant data movement cost of training, process in-memory (PIM) has emerged as a promising solution as it alleviates the need to access DNN weights. However, state-of-the-art PIM DNN training accelerators employ either analog/mixed signal computing which has limited precision or digital computing based on a memory technology that supports limited logic functions and thus requires complicated procedure to realize floating point computation. In this paper, we propose a spin orbit torque magnetic random access memory (SOT-MRAM) based digital PIM accelerator that supports floating point precision. Specifically, this new accelerator features an innovative (1) SOT-MRAM cell, (2) full addition design, and (3) floating point computation. Experiment results show that the proposed SOT-MRAM PIM based DNN training accelerator can achieve 3.3$\times$, 1.8$\times$, and 2.5$\times$ improvement in terms of energy, latency, and area, respectively, compared with a state-of-the-art PIM based DNN training accelerator.

📄 PDF Abstract BibTeX arXiv:2003.01551

Code (0)

등록된 구현이 없습니다.

Tasks

Efficient Neural Network

Similar Papers 제목 키워드 기반

Evaluation of STT-MRAM as a Scratchpad for Training in ML Accelerators

2023-08-03 · Sourjya Roy, Cheng Wang, Anand Raghunathan

Progress in artificial intelligence and machine learning over the past decade has been driven by the ability to train larger deep neural networks (DNNs), leading to a compute demand that far exceeds the growth in hardwar…

MRAM Co-designed Processing-in-Memory CNN Accelerator for Mobile and IoT Applications

2018-11-26 · Baohua Sun, Daniel Liu, Leo Yu, Jay Li 외

We designed a device for Convolution Neural Network applications with non-volatile MRAM memory and computing-in-memory co-designed architecture. It has been successfully fabricated using 22nm technology node CMOS Si proc…

Designing Efficient and High-performance AI Accelerators with Customized STT-MRAM

2021-04-06 · Kaniz Mishty, Mehdi Sadi

In this paper, we demonstrate the design of efficient and high-performance AI/Deep Learning accelerators with customized STT-MRAM and a reconfigurable core. Based on model-driven detailed design space exploration, we pre…

Vocal Bursts Intensity Prediction

A SOT-MRAM-based Processing-In-Memory Engine for Highly Compressed DNN Implementation

2019-11-24 · Geng Yuan, Xiaolong Ma, Sheng Lin, Zhengang Li 외

The computing wall and data movement challenges of deep neural networks (DNNs) have exposed the limitations of conventional CMOS-based DNN accelerators. Furthermore, the deep structure and large model size will make DNNs…

Model CompressionQuantization

Vega: A 10-Core SoC for IoT End-Nodes with DNN Acceleration and Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode

2021-10-18 · Davide Rossi, Francesco Conti, Manuel Eggimann, Alfio Di Mauro 외

The Internet-of-Things requires end-nodes with ultra-low-power always-on capability for a long battery lifetime, as well as high performance, energy efficiency, and extreme flexibility to deal with complex and fast-evolv…

Management