paper-with-me

Papers

A Reconfigurable Multiplier Architecture for Error-Resilient Applications in RISC-V Core

2026-05-09 · Pragun Jaswal, L. Hemanth Krishna, B. Srinivasu arxiv

Neural Networks (NNs) have been widely adopted due to their outstanding efficacy and adaptability across computer vision and deep learning applications. The optimization of NNs is necessary to enable their deployment on energy constrained embedded devices, where the limited available energy poses a significant challenge for efficient inference. This paper presents a runtime reconfigurable multiplier architecture integrated into the RISC-V core, targeting energy efficient neural network inference and edge AI applications. The proposed multiplier supports adaptability for exact and approximate computation with multiple configurable accuracy levels via a dedicated mulscr, enabling fine-grained energy accuracy control within a standard processor pipeline. The proposed design achieves 44%-52% and 62%-68% power reduction in exact and approximate modes respectively, while maintaining the computational performance of 1.89 DMIPS/MHz. Evaluations on error-tolerant workloads including 2d convolution and matrix multiplication demonstrate up to 63% reduction in energy consumption, with the proposed design achieving 1.21 pJ/instruction for matrix multiplication, confirming its effectiveness for energy-constrained edge AI deployments.

📄 PDF Abstract BibTeX arXiv:2605.08785

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

Multi-Objective Coevolution of Prompts and Templates for Circuit Approximation

2026-06-11 · Martin Tomasovic, Lukas Sekanina arxiv

Approximate multipliers deliberately relax computational accuracy to achieve gains in power efficiency, latency, and silicon area, which makes them well-suited for error-resilient applications such as neural networks. In…

Low Power Approximate Multiplier Architecture for Deep Neural Networks

2025-08-31 · Pragun Jaswal, L. Hemanth Krishna, B. Srinivasu arxiv

This paper proposes an low power approximate multiplier architecture for deep neural network (DNN) applications. A 4:2 compressor, introducing only a single combination error, is designed and integrated into an 8x8 unsig…

Handwritten Digit RecognitionImage Denoising

AxMoE: Characterizing the Impact of Approximate Multipliers on Mixture-of-Experts DNN Architectures

2026-05-06 · Omkar B Shende, Marcello Traiola, Gayathri Ananthanarayanan arxiv

Deep neural network (DNN) inference at the edge demands simultaneous improvements in accuracy, computational efficiency, and energy consumption. Approximate computing and Mixture-of-Experts (MoE) architectures have each …

Computational Efficiency

Low-Latency Online Multiplier with Reduced Activities and Minimized Interconnect for Inner Product Arrays

2023-04-06 · Muhammad Usman, Milos Ercegovac, Jeong-A Lee

Multiplication is indispensable and is one of the core operations in many modern applications including signal processing and neural networks. Conventional right-to-left (RL) multiplier extensively contributes to the pow…

Learning to Focus: CSI-Free Hierarchical MARL for Reconfigurable Reflectors

2026-04-06 · Hieu Le, Mostafa Ibrahim, Oguz Bedir, Jian Tao 외 arxiv

Reconfigurable Intelligent Surfaces (RIS) has a potential to engineer smart radio environments for next-generation millimeter-wave (mmWave) networks. However, the prohibitive computational overhead of Channel State Infor…

Multi-agent Reinforcement Learning