paper-with-me

Papers

AttentionCap: Transformer Based Capacitance Matrix Learning Toward Full-Chip Extraction

2026-06-06 · Jiechen Huang, Hector R. Rodriguez, Dingcheng Yang, Zuochang Ye, Yibo Lin, Wenjian Yu arxiv

As capacitance extraction accuracy of rule-based pattern matching becomes difficult to sustain at advanced nodes, a growing trend emerges to develop deep-learning-based 2D capacitance models. However, existing MLP- and CNN-based methods constrain their input to fixed metal-layer combinations in a specific process node, limiting their usability in practice. Recognizing the inherent similarity between capacitance matrix and the prevailing attention mechanism, we propose AttentionCap, a customized Transformer for capacitance matrix learning, with a Gram representation framework, a physics-aligned symmetric-attention output layer, and a novel normalized Laplacian loss. We also introduce a process-node embedding to enable multi-node learning. Trained on synthetic data, AttentionCap attains 0.67\%/3.99\% self/coupling-capacitance error on unseen real designs under a multi-layer and multi-node setting, surpassing the CNN-Cap baseline with 4.6$\times$/5.7$\times$ lower self/coupling error and 192$\times$ faster inference speed. A pretrained AttentionCap accurately transfers to an unseen node with only 5K samples and 4K finetuning steps. With sufficient accuracy on unseen real designs and strong transferability to new process nodes, AttentionCap offers highly practical value for modern EDA workflows. Code and data are available at https://github.com/THU-numbda/AttentionCap.

📄 PDF Abstract BibTeX arXiv:2606.08161

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

CNN-Cap: Effective Convolutional Neural Network Based Capacitance Models for Full-Chip Parasitic Extraction

2021-07-14 · Dingcheng Yang, Wenjian Yu, Yuanbo Guo, Wenjie Liang

Accurate capacitance extraction is becoming more important for designing integrated circuits under advanced process technology. The pattern matching based full-chip extraction methodology delivers fast computational spee…

GPU

CapBench: A Multi-PDK Dataset for Machine-Learning-Based Post-Layout Capacitance Extraction

2026-04-13 · Hector R. Rodriguez, Jiechen Huang, Wenjian Yu arxiv

We present CapBench, a fully reproducible, multi-PDK dataset for capacitance extraction. The dataset is derived from open-source designs, including single-core CPUs, systems-on-chip, and media accelerators. All designs a…

Transfer LearningPoint Clouds

Analysis and Design Considerations for Achieving the Fundamental Limits of Phase Noise in mmWave Oscillators with On-Chip MEMS Resonator

2020-05-13 · Abhishek Srivastava, Baibhab Chatterjee, Udit Rawat, Yanbo He 외

Very small electromechanical coupling coefficient in micro-electromechanical systems (MEMS) or acoustic resonators is quite of a concern for oscillator performance, specially at mmWave frequencies. This small coefficient…

On-Chip and Off-Chip TIA Amplifiers for Nanopore Signal Readout Design, Performance and Challenges: A Review

2025-04-10 · K. Ashoka Deepthi, Manoj Varma, Arup Polley

Advancements in biomedical research have driven continuous innovations in sensing and diagnostic technologies. Among these, nanopore based single molecule sensing and sequencing is rapidly emerging as a powerful and vers…

BlockingDiagnostic

Machine learning thermal circuit network model for thermal design optimization of electronic circuit board layout with transient heating chips

2020-08-28 · Daiki Otaki, Hirofumi Nonaka, Noboru Yamada

This paper describes a method combining Bayesian optimization (BO) and a lamped-capacitance thermal circuit network model that is effective for speeding up the thermal design optimization of an electronic circuit board l…

Bayesian OptimizationCPU