paper-with-me

홈 › Papers

Building Reliable Arithmetic Multipliers Under NBTI Aging and Process Variations

2026-05-18 · Masoud Heidary, Biresh Kumar Joardar arxiv

Hardware aging poses a significant challenge for integrated circuits (ICs), leading to performance degradation and eventual failure. In this work, we focus on the aging of arithmetic multipliers, which are a cornerstone of modern computing systems including in CPUs, GPUs, and FPGAs, as well as AI accelerators like systolic arrays. In particular, AI workloads, which rely predominantly on multiplications, can accelerate Negative Bias Temperature Instability (NBTI) effects in multipliers. This paper presents a novel aging mitigation technique that leverages the signinvariance property of multiplication. By selectively applying 2s complement transformations to inputs, the method redistributes stress across transistors, reducing the effects of NBTI aging. The proposed method is also integrated into systolic arrays, a common AI accelerator, to demonstrate its efficiency in a high-throughput AI accelerator. Experimental evaluations using Cadence tools show better lifetime compared to natural aging (with no mitigation) baseline, while introducing negligible area and delay overheads.

📄 PDF Abstract BibTeX arXiv:2605.18444

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

Low-Latency Online Multiplier with Reduced Activities and Minimized Interconnect for Inner Product Arrays

2023-04-06 · Muhammad Usman, Milos Ercegovac, Jeong-A Lee

Multiplication is indispensable and is one of the core operations in many modern applications including signal processing and neural networks. Conventional right-to-left (RL) multiplier extensively contributes to the pow…

Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs

2024-05-10 · Yao Lai, Jinxin Liu, David Z. Pan, Ping Luo

Across a wide range of hardware scenarios, the computational efficiency and physical size of the arithmetic units significantly influence the speed and footprint of the overall hardware system. Nevertheless, the effectiv…

Computational EfficiencyNavigate

Task Arithmetic in the Tangent Space: Improved Editing of Pre-Trained Models

2023-05-22 · NeurIPS 2023 11 · Guillermo Ortiz-Jimenez, Alessandro Favero, Pascal Frossard

Task arithmetic has recently emerged as a cost-effective and scalable approach to edit pre-trained models directly in weight space: By adding the fine-tuned weights of different tasks, the model's performance can be impr…

DisentanglementImage ClassificationTask Arithmetic

Pimba: A Processing-in-Memory Acceleration for Post-Transformer Large Language Model Serving

2025-07-14 · Wonung Kim, Yubin Lee, Yoonsung Kim, Jinwoo Hwang 외 arxiv

Transformers are the driving force behind today's Large Language Models (LLMs), serving as the foundation for their performance and versatility. Yet, their compute and memory costs grow with sequence length, posing scala…

ApproxDARTS: Differentiable Neural Architecture Search with Approximate Multipliers

2024-04-08 · Michal Pinos, Lukas Sekanina, Vojtech Mrazek

Integrating the principles of approximate computing into the design of hardware-aware deep neural networks (DNN) has led to DNNs implementations showing good output quality and highly optimized hardware parameters such a…

GPUNeural Architecture Search