paper-with-me

Papers

CARMEN: CORDIC-Accelerated Resource-Efficient Multi-Precision Inference Engine for Deep Learning

2026-05-07 · Sonu Kumar, Mukul Lokhande, Santosh Kumar Vishvakarma, Adam Teman arxiv

This paper presents CARMEN, a runtime-adaptive, CORDIC-accelerated multi-precision vector engine for resource-efficient deep learning inference. The key insight is that CORDIC iteration depth directly governs computational accuracy, enabling dynamic switching between approximate and accurate execution modes without hardware modification. The architecture integrates a low-resource iterative CORDIC-based MAC unit with a time-multiplexed multi-activation function block, supporting flexible 8/16-bit precision and high hardware utilization. ASIC implementation in 28 nm CMOS achieves up to 33% reduction in computation cycles and 21% power savings per MAC stage; a 256-PE configuration delivers 4.83 TOPS/mm2 compute density and 11.67 TOPS/W energy efficiency. FPGA deployment on PynqZ2 validates 154.6 ms latency at 0.43 W for real-time object detection.

📄 PDF Abstract BibTeX arXiv:2605.06878

Code (0)

등록된 구현이 없습니다.

Tasks

Real-Time Object Detection

Similar Papers 제목 키워드 기반

ReLANCE: A Resource-Efficient Low-Latency Cortical Neural Acceleration Engine

2025-10-20 · Sonu Kumar, Arjun S. Nair, Bhawna Chaudhary, Mukul Lokhande 외 arxiv

We present a Cortical Neural Pool (CNP) architecture featuring a high-speed, resource-efficient CORDIC based Hodgkin-Huxley (RCHH) neuron model. Unlike shared CORDIC-based DNN approaches, the proposed neuron leverages mo…

CORVET: A CORDIC-Powered, Resource-Frugal Mixed-Precision Vector Processing Engine for High-Throughput AIoT applications

2026-02-22 · Sonu Kumar, Mohd Faisal Khan, Mukul Lokhande, Santosh Kumar Vishvakarma arxiv

This brief presents a runtime-adaptive, performance-enhanced vector engine featuring a low-resource, iterative CORDIC-based MAC unit for edge AI acceleration. The proposed design enables dynamic reconfiguration between a…

Object Detection

Retrospective: A CORDIC Based Configurable Activation Function for NN Applications

2025-03-18 · Omkar Kokane, Gopal Raut, Salim Ullah, Mukul Lokhande 외

A CORDIC-based configuration for the design of Activation Functions (AF) was previously suggested to accelerate ASIC hardware design for resource-constrained systems by providing functional reconfigurability. Since its i…

Error Analysis of CORDIC Processor with FPGA Implementation

2023-08-02 · Young-Man Kim

The coordinate rotation digital computer (CORDIC) is a shift-add based fast computing algorithm which has been found in many digital signal processing (DSP) applications. In this paper, a detailed error analysis based on…

Quantization

CORDIC Is All You Need

2025-03-04 · Omkar Kokane, Adam Teman, Anushka Jha, Guru Prasath SL 외

Artificial intelligence necessitates adaptable hardware accelerators for efficient high-throughput million operations. We present pipelined architecture with CORDIC block for linear MAC computations and nonlinear iterati…

Allspeech-recognitionSpeech Recognition