paper-with-me

홈 › Papers

Compressing Recurrent Neural Networks for FPGA-accelerated Implementation in Fluorescence Lifetime Imaging

2024-10-01 · Ismail Erbas, Vikas Pandey, Aporva Amarnath, Naigang Wang, Karthik Swaminathan, Stefan T. Radev, Xavier Intes

Fluorescence lifetime imaging (FLI) is an important technique for studying cellular environments and molecular interactions, but its real-time application is limited by slow data acquisition, which requires capturing large time-resolved images and complex post-processing using iterative fitting algorithms. Deep learning (DL) models enable real-time inference, but can be computationally demanding due to complex architectures and large matrix operations. This makes DL models ill-suited for direct implementation on field-programmable gate array (FPGA)-based camera hardware. Model compression is thus crucial for practical deployment for real-time inference generation. In this work, we focus on compressing recurrent neural networks (RNNs), which are well-suited for FLI time-series data processing, to enable deployment on resource-constrained FPGA boards. We perform an empirical evaluation of various compression techniques, including weight reduction, knowledge distillation (KD), post-training quantization (PTQ), and quantization-aware training (QAT), to reduce model size and computational load while preserving inference accuracy. Our compressed RNN model, Seq2SeqLite, achieves a balance between computational efficiency and prediction accuracy, particularly at 8-bit precision. By applying KD, the model parameter size was reduced by 98\% while retaining performance, making it suitable for concurrent real-time FLI analysis on FPGA during data capture. This work represents a big step towards integrating hardware-accelerated real-time FLI analysis for fast biological processes.

📄 PDF Abstract BibTeX arXiv:2410.00948

Code (0)

등록된 구현이 없습니다.

Tasks

Computational EfficiencyKnowledge DistillationModel CompressionQuantization

Methods 이 논문이 사용한 방법론

Knowledge Distillation A very simple way to improve the performance of almost any machine learning algorithm is to train many different models on the same data and then to average their predictions.…
Focus 설명 없음

Similar Papers 제목 키워드 기반

Accelerated Feature Detectors for Visual SLAM: A Comparative Study of FPGA vs GPU

2025-10-15 · Ruiqi Ye, Mikel Luján arxiv

Feature detection is a common yet time-consuming module in Simultaneous Localization and Mapping (SLAM) implementations, which are increasingly deployed on power-constrained platforms, such as drones. Graphics Processing…

Hardware-accelerated graph neural networks: an alternative approach for neuromorphic event-based audio classification and keyword spotting on SoC FPGA

2026-02-18 · Kamil Jeziorek, Piotr Wzorek, Krzysztof Blachut, Hiroshi Nakano 외 arxiv

As the volume of data recorded by embedded edge sensors increases, particularly from neuromorphic devices producing discrete event streams, there is a growing need for hardware-aware neural architectures that enable effi…

Audio ClassificationKeyword Spotting

Accelerating Deterministic and Stochastic Binarized Neural Networks on FPGAs Using OpenCL

2019-05-15 · Corey Lammie, Wei Xiang, Mostafa Rahimi Azghadi

Recent technological advances have proliferated the available computing power, memory, and speed of modern Central Processing Units (CPUs), Graphics Processing Units (GPUs), and Field Programmable Gate Arrays (FPGAs). Co…

GPU

An FPGA Accelerated Method for Training Feed-forward Neural Networks Using Alternating Direction Method of Multipliers and LSMR

2020-09-06 · Seyedeh Niusha Alavi Foumani, Ce Guo, Wayne Luk

In this project, we have successfully designed, implemented, deployed and tested a novel FPGA accelerated algorithm for neural network training. The algorithm itself was developed in an independent study option. This tra…

CPU

An FPGA Implementation of Convolutional Spiking Neural Networks for Radioisotope Identification

2021-02-24 · Xiaoyu Huang, Edward Jones, Siru Zhang, Shouyu Xie 외

This paper details the FPGA implementation methodology for Convolutional Spiking Neural Networks (CSNN) and applies this methodology to low-power radioisotope identification using high-resolution data. Power consumption …