Data-Driven Neuromorphic DRAM-based CNN and RNN Accelerators
The energy consumed by running large deep neural networks (DNNs) on hardware accelerators is dominated by the need for lots of fast memory to store both states and weights. This large required memory is currently only economically viable through DRAM. Although DRAM is high-throughput and low-cost memory (costing 20X less than SRAM), its long random access latency is bad for the unpredictable access patterns in spiking neural networks (SNNs). In addition, accessing data from DRAM costs orders of magnitude more energy than doing arithmetic with that data. SNNs are energy-efficient if local memory is available and few spikes are generated. This paper reports on our developments over the last 5 years of convolutional and recurrent deep neural network hardware accelerators that exploit either spatial or temporal sparsity similar to SNNs but achieve SOA throughput, power efficiency and latency even with the use of DRAM for the required storage of the weights and states of large DNNs.
Code (0)
등록된 구현이 없습니다.
Similar Papers 제목 키워드 기반
Hardware Implementation of Deep Network Accelerators Towards Healthcare and Biomedical Applications
The advent of dedicated Deep Learning (DL) accelerators and neuromorphic processors has brought on new opportunities for applying both Deep and Spiking Neural Network (SNN) algorithms to healthcare and biomedical applica…
DiagnosticElectromyography (EMG)Sensor FusionA 28-nm Convolutional Neuromorphic Processor Enabling Online Learning with Spike-Based Retinas
In an attempt to follow biological information representation and organization principles, the field of neuromorphic engineering is usually approached bottom-up, from the biophysical models to large-scale integration in …
BenchmarkingEdge-computingRealtime Facial Expression Recognition: Neuromorphic Hardware vs. Edge AI Accelerators
The paper focuses on real-time facial expression recognition (FER) systems as an important component in various real-world applications such as social robotics. We investigate two hardware options for the deployment of F…
Facial Expression RecognitionFacial Expression Recognition (FER)Raspberry Pi 4ROMANet: Fine-Grained Reuse-Driven Off-Chip Memory Access Management and Data Organization for Deep Neural Network Accelerators
Enabling high energy efficiency is crucial for embedded implementations of deep learning. Several studies have shown that the DRAM-based off-chip memory accesses are one of the most energy-consuming operations in deep ne…
ManagementSchedulingHardware-aware training of models with synaptic delays for digital event-driven neuromorphic processors
Configurable synaptic delays are a basic feature in many neuromorphic neural network hardware accelerators. However, they have been rarely used in model implementations, despite their promising impact on performance and …