FPGA based Implementation of Frequency and Phase Matching Technique for Grid Tied Applications
A grid tied inverter converts DC voltage into AC voltage, while synchronizing it with the supply line phase and frequency. This paper presents an efficient, robust, and easy-to-implement grid tie mechanism. First, the grid tie mechanism was simulated in software using LabVIEW and Multisim. Then, the whole system was practically implemented on hardware. A prototype hardware was developed to produce AC voltage from solar panels. Phase and frequency of the generated voltage were synchronized with those of a reference sinusoidal signal. The synchronization mechanism was digitally implemented on an FPGA, which also controlled the whole system. We achieved real time frequency matching with an improved Zero Crossing Detection (ZCD) technique. Phase matching was also achieved in real time using a modified Phase Locked Loop (PLL) algorithm, which retains stability while being simpler than the general PLL algorithm. Experiments demonstrated that the proposed grid tied system reliably synchronized the phase and frequency of the voltage generated by the implemented hardware with those of the reference grid voltage.
Code (0)
등록된 구현이 없습니다.
Similar Papers 제목 키워드 기반
An FPGA Acceleration and Optimization Techniques for 2D LiDAR SLAM Algorithm
An efficient hardware implementation for Simultaneous Localization and Mapping (SLAM) methods is of necessity for mobile autonomous robots with limited computational resources. In this paper, we propose a resource-effici…
Simultaneous Localization and MappingUltra-low latency quantum-inspired machine learning predictors implemented on FPGA
Tensor Networks (TNs) are a computational paradigm used for representing quantum many-body systems. Recent works have shown how TNs can also be applied to perform Machine Learning (ML) tasks, yielding comparable results …
QuantizationTensor NetworksReal-time FPGA implementation of the Semi-Global Matching stereo vision algorithm for a 4K/UHD video stream
In this paper, we propose a real-time FPGA implementation of the Semi-Global Matching (SGM) stereo vision algorithm. The designed module supports a 4K/Ultra HD (3840 x 2160 pixels @ 30 frames per second) video stream in …
4kStructured Weight Matrices-Based Hardware Accelerators in Deep Neural Networks: FPGAs and ASICs
Both industry and academia have extensively investigated hardware accelerations. In this work, to address the increasing demands in computational capability and memory requirement, we propose structured weight matrices (…
E-RNN: Design Optimization for Efficient Recurrent Neural Networks in FPGAs
Recurrent Neural Networks (RNNs) are becoming increasingly important for time series-related applications which require efficient and real-time implementations. The two major types are Long Short-Term Memory (LSTM) and G…
Automatic Speech RecognitionAutomatic Speech Recognition (ASR)Quantizationspeech-recognition+2