paper-with-me

홈 › Papers

Real-time FPGA implementation of the Semi-Global Matching stereo vision algorithm for a 4K/UHD video stream

2023-01-12 · Mariusz Grabowski, Tomasz Kryjak

In this paper, we propose a real-time FPGA implementation of the Semi-Global Matching (SGM) stereo vision algorithm. The designed module supports a 4K/Ultra HD (3840 x 2160 pixels @ 30 frames per second) video stream in a 4 pixel per clock (ppc) format and a 64-pixel disparity range. The baseline SGM implementation had to be modified to process pixels in the 4ppc format and meet the timing constrains, however, our version provides results comparable to the original design. The solution has been positively evaluated on the Xilinx VC707 development board with a Virtex-7 FPGA device.

📄 PDF Abstract BibTeX arXiv:2301.04847

Code (0)

등록된 구현이 없습니다.

Tasks

4k

Similar Papers 제목 키워드 기반

Single Storage Semi-Global Matching for Real Time Depth Processing

2020-07-07 · Prathmesh Sawant, Yashwant Temburu, Mandar Datar, Imran Ahmed 외

Depth-map is the key computation in computer vision and robotics. One of the most popular approach is via computation of disparity-map of images obtained from Stereo Camera. Semi Global Matching (SGM) method is a popular…

GPU

Real-Time Stereo Vision on FPGAs with SceneScan

2018-09-21 · Konstantin Schauwecker

We present a flexible FPGA stereo vision implementation that is capable of processing up to 100 frames per second or image resolutions up to 3.4 megapixels, while consuming only 8 W of power. The implementation uses a va…

Stereo MatchingStereo Matching Hand

R$^3$SGM: Real-time Raster-Respecting Semi-Global Matching for Power-Constrained Systems

2018-10-30 · Oscar Rahnama, Tommaso Cavallari, Stuart Golodetz, Simon Walker 외

Stereo depth estimation is used for many computer vision applications. Though many popular methods strive solely for depth quality, for real-time mobile applications (e.g. prosthetic glasses or micro-UAVs), speed and pow…

Depth EstimationStereo Depth Estimation

OpenCL-based FPGA Accelerator for Semi-Global Approximate String Matching Using Diagonal Bit-Vectors

2021-09-03 · International Conference on Field-Programmable Logic and Applications (FPL) 2021 9 · David Castells-Rufas, Santiago Marco-Sola, Quim Aguado-Puig, Antonio Espinosa-Morales 외

An FPGA accelerator for the computation of the semi-global Levenshtein distance between a pattern and a reference text is presented. The accelerator provides an important benefit to reduce the execution time of read-mapp…

Accelerated Feature Detectors for Visual SLAM: A Comparative Study of FPGA vs GPU

2025-10-15 · Ruiqi Ye, Mikel Luján arxiv

Feature detection is a common yet time-consuming module in Simultaneous Localization and Mapping (SLAM) implementations, which are increasingly deployed on power-constrained platforms, such as drones. Graphics Processing…