paper-with-me

Papers

FPGA Implementation of Complex Value-based Clustering Filter for Chromatic Dispersion Compensation in Coherent Metro Links with Ultra-low Power Consumption

2024-09-20 · Geraldo Gomes, Pedro Freire, Jaroslaw E. Prilepsky, Sergei K. Turitsyn

This paper introduces a new machine learning-assisted chromatic dispersion compensation filter, demonstrating its superior power efficiency compared to conventional FFT-based filters for metro link distances. Validations on FPGA confirmed an energy efficiency gain of up to 63.5\% compared to the standard frequency-domain chromatic dispersion equalizer.

📄 PDF Abstract BibTeX arXiv:2409.13381

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

Real Time Implementation of Spatial Filtering On FPGA

2015-02-10 · Chaitannya Supe

Field Programmable Gate Array (FPGA) technology has gained vital importance mainly because of its parallel processing hardware which makes it ideal for image and video processing. In this paper, a step by step approach t…

Face Detection

FPGA Implementation of the CAR Model of the Cochlea

2015-03-02 · Chetan Singh Thakur, Tara Julia Hamilton, Jonathan Tapson, Richard F. Lyon 외

The front end of the human auditory system, the cochlea, converts sound signals from the outside world into neural impulses transmitted along the auditory pathway for further processing. The cochlea senses and separates …

Geometric Clustering for Hardware-Efficient Implementation of Chromatic Dispersion Compensation

2024-09-16 · Geraldo Gomes, Pedro Freire, Jaroslaw E. Prilepsky, Sergei K. Turitsyn

Power efficiency remains a significant challenge in modern optical fiber communication systems, driving efforts to reduce the computational complexity of digital signal processing, particularly in chromatic dispersion co…

ClusteringManagement

Fault Tolerant FPGA Implementation on Redundancy Techniques and ECG Denoising

2023-04-17 · Sathvik Reddy O, Sakthivel SM

As more the communications and signal process we use in the today life the more we intend to develop more reliable devices which gives fewer errors due to transient fault, So we use a technique called 5-modular redundanc…

DenoisingECG Denoising

Error Analysis of CORDIC Processor with FPGA Implementation

2023-08-02 · Young-Man Kim

The coordinate rotation digital computer (CORDIC) is a shift-add based fast computing algorithm which has been found in many digital signal processing (DSP) applications. In this paper, a detailed error analysis based on…

Quantization