paper-with-me

Papers

High Performance Three-Terminal Thyristor RAM with a P+/P/N/P/N/N+ Doping Profile on a Silicon-Photonic CMOS Platform

2024-09-11 · Changseob Lee, Ikhyeon Kwon, Anirban Samanta, Siwei Li, S. J. Ben Yoo

3T TRAM with doping profile (P+PNPNN+) is experimentally demonstrated on a silicon photonic platform. By using additional implant layers, this device provides excellent memory performance compared to the conventional structure (PNPN). TCAD is used to reflect the physical behavior, and the high-speed memory operations are described through the model.

📄 PDF Abstract BibTeX arXiv:2409.07598

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

Thyristor Voltage Equalizing Network for Crowbar Application

2018-04-25

Many high voltage applications are realized with series connected thyristors. Voltage imbalance among series connected thyristors during steady state as well as in transients is one of the major concerns. This voltage im…

Software Doping Analysis for Human Oversight

2023-08-11 · Sebastian Biewer, Kevin Baum, Sarah Sterz, Holger Hermanns 외

This article introduces a framework that is meant to assist in mitigating societal risks that software can pose. Concretely, this encompasses facets of software doping as well as unfairness and discrimination in high-ris…

Decision Making

Doping: A technique for efficient compression of LSTM models using sparse structured additive matrices

2021-02-14 · Urmish Thakker, Paul N. Whatmough, ZhiGang Liu, Matthew Mattina 외

Structured matrices, such as those derived from Kronecker products (KP), are effective at compressing neural networks, but can lead to unacceptable accuracy loss when applied to large models. In this paper, we propose th…

Accelerated Dopant Screening in Oxide Semiconductors via Multi-Fidelity Contextual Bandits and a Three-Tier DFT Validation Funnel

2026-04-11 · Abhinaba Basu arxiv

Band gap engineering of oxide semiconductors through doping is critical for photocatalysis and optoelectronics, yet the combinatorial space of dopant elements, substitution sites, and co-doping combinations far exceeds t…

Metal Inter-layer Via Keep-out-zone in M3D IC: A Critical Process-aware Design Consideration

2023-04-26 · Madhava Sarma Vemuri, Umamaheswara Rao Tida

Metal inter-layer via (MIV) in Monolithic three-dimensional integrated circuits (M3D-IC) is used to connect inter-layer devices and provide power and clock signals across multiple layers. The size of MIV is comparable to…