paper-with-me

Papers

HLSTransform: Energy-Efficient Llama 2 Inference on FPGAs Via High Level Synthesis

2024-04-29 · Andy He, Darren Key, Mason Bulling, Andrew Chang, Skyler Shapiro, Everett Lee

Graphics Processing Units (GPUs) have become the leading hardware accelerator for deep learning applications and are used widely in training and inference of transformers; transformers have achieved state-of-the-art performance in many areas of machine learning and are especially used in most modern Large Language Models (LLMs). However, GPUs require large amounts of energy, which poses environmental concerns, demands high operational costs, and causes GPUs to be unsuitable for edge computing. We develop an accelerator for transformers, namely, Llama 2, an open-source state-of-the-art LLM, using high level synthesis (HLS) on Field Programmable Gate Arrays (FPGAs). HLS allows us to rapidly prototype FPGA designs without writing code at the register-transfer level (RTL). We name our method HLSTransform, and the FPGA designs we synthesize with HLS achieve up to a 12.75x reduction and 8.25x reduction in energy used per token on the Xilinx Virtex UltraScale+ VU9P FPGA compared to an Intel Xeon Broadwell E5-2686 v4 CPU and NVIDIA RTX 3090 GPU respectively, while increasing inference speeds by up to 2.46x compared to CPU and maintaining 0.53x the speed of an RTX 3090 GPU despite the GPU's 4 times higher base clock rate. With the lack of existing open-source FPGA accelerators for transformers, we open-source our code and document our steps for synthesis. We hope this work will serve as a step in democratizing the use of FPGAs in transformer inference and inspire research into energy-efficient inference methods as a whole. The code can be found on https://github.com/HLSTransform/submission.

📄 PDF Abstract BibTeX arXiv:2405.00738

Code (1)

hlstransform/submission 공식 구현 pytorch

Tasks

CPUEdge-computingGPUHigh-Level Synthesis

Methods 이 논문이 사용한 방법론

SPEED The monocular depth estimation (MDE) is the task of estimating depth from a single frame. This information is an essential knowledge in many computer vision tasks such as scene…
BASE 설명 없음
LLaMA LLaMA is a collection of foundation language models ranging from 7B to 65B parameters. It is based on the transformer architecture with various improvements that were…
VirTex VirText, or Visual representations from Textual annotations is a pretraining approach using semantically dense captions to learn visual representations. First a ConvNet…

Similar Papers 제목 키워드 기반

Enhancing Energy-efficiency by Solving the Throughput Bottleneck of LSTM Cells for Embedded FPGAs

2023-10-04 · Chao Qian, Tianheng Ling, Gregor Schiele

To process sensor data in the Internet of Things(IoTs), embedded deep learning for 1-dimensional data is an important technique. In the past, CNNs were frequently used because they are simple to optimise for special embe…

Low Latency Transformer Inference on FPGAs for Physics Applications with hls4ml

2024-09-08 · Zhixing Jiang, Dennis Yin, Yihui Chen, Elham E Khoda 외

This study presents an efficient implementation of transformer architectures in Field-Programmable Gate Arrays(FPGAs) using hls4ml. We demonstrate the strategy for implementing the multi-head attention, softmax, and norm…

GNNHLS: Evaluating Graph Neural Network Inference via High-Level Synthesis

2023-09-27 · Chenfeng Zhao, Zehao Dong, Yixin Chen, Xuan Zhang 외

With the ever-growing popularity of Graph Neural Networks (GNNs), efficient GNN inference is gaining tremendous attention. Field-Programming Gate Arrays (FPGAs) are a promising execution platform due to their fine-graine…

CPUGPUGraph Neural NetworkHigh-Level Synthesis

FlightLLM: Efficient Large Language Model Inference with a Complete Mapping Flow on FPGAs

2024-01-08 · Shulin Zeng, Jun Liu, Guohao Dai, Xinhao Yang 외

Transformer-based Large Language Models (LLMs) have made a significant impact on various domains. However, LLMs' efficiency suffers from both heavy computation and memory overheads. Compression techniques like sparsifica…

Computational EfficiencyGPULanguage ModelingLanguage Modelling+2

CascadeLUT: Information-Ordered Streaming Inference for Bandwidth-Constrained FPGAs

2026-08-01 · Oliver Cassidy, Marta Andronic, George A. Constantinides arxiv

Mapping neural networks to FPGAs enables low-latency, energy-efficient inference, particularly for lookup table (LUT)-based models that eliminate multipliers and map directly to reconfigurable fabric. While prior work ac…