Implémentation Efficiente de Fonctions de Convolution sur FPGA à l'Aide de Blocs Paramétrables et d'Approximations Polynomiales
Implementing convolutional neural networks (CNNs) on field-programmable gate arrays (FPGAs) has emerged as a promising alternative to GPUs, offering lower latency, greater power efficiency and greater flexibility. However, this development remains complex due to the hardware knowledge required and the long synthesis, placement and routing stages, which slow down design cycles and prevent rapid exploration of network configurations, making resource optimisation under severe constraints particularly challenging. This paper proposes a library of configurable convolution Blocks designed to optimize FPGA implementation and adapt to available resources. It also presents a methodological framework for developing mathematical models that predict FPGA resources utilization. The approach is validated by analyzing the correlation between the parameters, followed by error metrics. The results show that the designed blocks enable adaptation of convolution layers to hardware constraints, and that the models accurately predict resource consumption, providing a useful tool for FPGA selection and optimized CNN deployment.
Code (0)
등록된 구현이 없습니다.
Similar Papers 제목 키워드 기반
Caffeinated FPGAs: FPGA Framework For Convolutional Neural Networks
Convolutional Neural Networks (CNNs) have gained significant traction in the field of machine learning, particularly due to their high accuracy in visual recognition. Recent works have pushed the performance of GPU imple…
General ClassificationGPUA Design Methodology for Efficient Implementation of Deconvolutional Neural Networks on an FPGA
In recent years deep learning algorithms have shown extremely high performance on machine learning tasks such as image classification and speech recognition. In support of such applications, various FPGA accelerator arch…
CPUDenoisingGeneral ClassificationGenerative Adversarial Network+8An FPGA Implementation of Convolutional Spiking Neural Networks for Radioisotope Identification
This paper details the FPGA implementation methodology for Convolutional Spiking Neural Networks (CSNN) and applies this methodology to low-power radioisotope identification using high-resolution data. Power consumption …
Le traitement des collocations en g\'en\'eration de texte multilingue
Pour concevoir des g{\'e}n{\'e}rateurs automatiques de texte g{\'e}n{\'e}riques qui soient facilement r{\'e}utilisables d{'}une langue et d{'}une application {\`a} l{'}autre, il faut mod{\'e}liser les principaux ph{\'e}n…
Automated flow for compressing convolution neural networks for efficient edge-computation with FPGA
Deep convolutional neural networks (CNN) based solutions are the current state- of-the-art for computer vision tasks. Due to the large size of these models, they are typically run on clusters of CPUs or GPUs. However, po…
CPUobject-detectionObject DetectionQuantization