Implementation of improved RGBD 3D target detection model based on FPGA heterogeneous computing architecture
In order to solve the problems of low model accuracy,poor computing power,poor parallel ability and excessive power consumption in the deployment of RGBD based 3 D target detection model at the embedded end,this paper first proposes an improved RGBD 3 D target detection model based on ENet semantic segmentation model,which takes ENet as the semantic segmentation network,RGB image and depth information are fused to realize 3 D target detection.Secondly,in order to apply the model at the edge,this paper constructs a lightweight network and cuts the network in the down-sampling stage of ENet model.Finally,this paper uses Xilinx ZCU104 as the hardware development kit,which takes FPGA as the auxiliary parallel operation unit and ARM as the main operation unit.It is a heterogeneous computing architecture with the ability to deal with complex operations.The architecture uses FPGA to accelerate the depth model in parallel,which improves the operation speed and reduces the power consumption.The test results of the model on ZCU104 are compared with other hardware.The results show that while ensuring the accuracy,the power consumption of the heterogeneous computing architecture used in this paper is 93% lowerthan that of Intel Xeon e5-2620 v4 CPU,the speed is 12 times higher,and the speed is more than 180 times higher than that of ARM Cortex-A53 commonly used at the edge.
Code (0)
등록된 구현이 없습니다.
Tasks
CPUSemantic SegmentationSimilar Papers 제목 키워드 기반
HALF: Holistic Auto Machine Learning for FPGAs
Deep Neural Networks (DNNs) are capable of solving complex problems in domains related to embedded systems, such as image and natural language processing. To efficiently implement DNNs on a specific FPGA platform for a g…
Arrhythmia DetectionBIG-bench Machine LearningAccelerated Feature Detectors for Visual SLAM: A Comparative Study of FPGA vs GPU
Feature detection is a common yet time-consuming module in Simultaneous Localization and Mapping (SLAM) implementations, which are increasingly deployed on power-constrained platforms, such as drones. Graphics Processing…
MajorityNets: BNNs Utilising Approximate Popcount for Improved Efficiency
Binarized neural networks (BNNs) have shown exciting potential for utilising neural networks in embedded implementations where area, energy and latency constraints are paramount. With BNNs, multiply-accumulate (MAC) oper…
An Efficient Architecture and High-Throughput Implementation of CCSDS-123.0-B-2 Hybrid Entropy Coder Targeting Space-Grade SRAM FPGA Technology
Nowadays, hyperspectral imaging is recognized as cornerstone remote sensing technology. The explosive growth in image data volume and instrument data rates, compete with limited on-board storage resources and downlink ba…
Data CompressionImage CompressionImplementation of Field Programmable Gate Arrays (FPGAs) in Extremely Cold Environments for Space and Cryogenic Computing Applications
The operation of CMOS Field Programmable Gate Arrays (FPGAs) at extremely cold environments as low as 4 K is demonstrated. Various FPGA and periphery hardware design techniques spanning from HDL design to improvements of…