paper-with-me

홈 › Papers

MaskedNet: The First Hardware Inference Engine Aiming Power Side-Channel Protection

2019-10-29 · Anuj Dubey, Rosario Cammarota, Aydin Aysu

Differential Power Analysis (DPA) has been an active area of research for the past two decades to study the attacks for extracting secret information from cryptographic implementations through power measurements and their defenses. Unfortunately, the research on power side-channels have so far predominantly focused on analyzing implementations of ciphers such as AES, DES, RSA, and recently post-quantum cryptography primitives (e.g., lattices). Meanwhile, machine-learning, and in particular deep-learning applications are becoming ubiquitous with several scenarios where the Machine Learning Models are Intellectual Properties requiring confidentiality. Expanding side-channel analysis to Machine Learning Model extraction, however, is largely unexplored. This paper expands the DPA framework to neural-network classifiers. First, it shows DPA attacks during inference to extract the secret model parameters such as weights and biases of a neural network. Second, it proposes the $\textit{first countermeasures}$ against these attacks by augmenting $\textit{masking}$. The resulting design uses novel masked components such as masked adder trees for fully-connected layers and masked Rectifier Linear Units for activation functions. On a SAKURA-X FPGA board, experiments show that the first-order DPA attacks on the unprotected implementation can succeed with only 200 traces and our protection respectively increases the latency and area-cost by 2.8x and 2.3x.

📄 PDF Abstract BibTeX arXiv:1910.13063

Code (0)

등록된 구현이 없습니다.

Tasks

BIG-bench Machine LearningModel extractionSide Channel Analysis

Similar Papers 제목 키워드 기반

Dedicated Inference Engine and Binary-Weight Neural Networks for Lightweight Instance Segmentation

2025-01-03 · Tse-Wei Chen, Wei Tao, Dongyue Zhao, Kazuhiro Mima 외

Reducing computational costs is an important issue for development of embedded systems. Binary-weight Neural Networks (BNNs), in which weights are binarized and activations are quantized, are employed to reduce computati…

Instance SegmentationSemantic Segmentation

GFormer: Accelerating Large Language Models with Optimized Transformers on Gaudi Processors

2024-12-19 · Chengming Zhang, Xinheng Ding, Baixi Sun, Xiaodong Yu 외

Heterogeneous hardware like Gaudi processor has been developed to enhance computations, especially matrix operations for Transformer-based large language models (LLMs) for generative AI tasks. However, our analysis indic…

MME

Bosch Deep Learning Hardware Benchmark

2020-08-24 · Armin Runge, Thomas Wenzel, Dimitrios Bariamis, Benedikt Sebastian Staffler 외

The widespread use of Deep Learning (DL) applications in science and industry has created a large demand for efficient inference systems. This has resulted in a rapid increase of available Hardware Accelerators (HWAs) ma…

Autonomous DrivingDeep Learning

vla.cpp: A Unified Inference Runtime for Vision-Language-Action Models

2026-06-06 · Khanh D. Nguyen, Hung T. Ho, Chinh T. Nguyen, Thanh Q. Duong 외 arxiv

Vision-Language-Action (VLA) policies are typically shipped as Python/PyTorch stacks that assume a workstation-class GPU, a mismatch for the hardware on which robots actually run. We present vla.cpp, a portable C++ infer…

A Survey on Hardware Accelerators for Large Language Models

2024-01-18 · Christoforos Kachris

Large Language Models (LLMs) have emerged as powerful tools for natural language processing tasks, revolutionizing the field with their ability to understand and generate human-like text. As the demand for more sophistic…

Survey