paper-with-me

홈 › Papers

NAHAS: Neural Architecture and Hardware Accelerator Search

2021-01-01 · Yanqi Zhou, Xuanyi Dong, Daiyi Peng, Ethan Zhu, Amir Yazdanbakhsh, Berkin Akin, Mingxing Tan, James Laudon

Neural architectures and hardware accelerators have been two driving forces for the rapid progress in deep learning. Although previous works have optimized either neural architectures given fixed hardware, or hardware given fixed neural architectures, none has considered optimizing them jointly. In this paper, we study the importance of co-designing neural architectures and hardware accelerators. To this end, we propose NAHAS, an automated hardware design paradigm that jointly searches for the best configuration for both neural architecture and accelerator. In NAHAS, accelerator hardware design is conditioned on the dynamically explored neural networks for the targeted application, instead of fixed architectures, thus providing better performance opportunities. Our experiments with an industry-standard edge accelerator show that NAHAS consistently outperforms previous platform-aware neural architecture search and state-of-the-art EfficientNet on all latency targets by 0.5% - 1% ImageNet top-1 accuracy, while reducing latency by about 20%. Joint optimization reduces the search samples by 2x and reduces the latency constraint violations from 3 violations to 1 violation per 4 searches, compared to independently optimizing the two sub spaces.

📄 PDF Abstract BibTeX

Code (0)

등록된 구현이 없습니다.

Tasks

Neural Architecture Search

Methods 이 논문이 사용한 방법론

RMSProp RMSProp is an unpublished adaptive learning rate optimizer proposed by Geoff Hinton. The motivation…
Batch Normalization 설명 없음
ReLU How Do I Communicate to Expedia? How Do I Communicate to Expedia? – Call ☎️ +1-(888) 829 (0881) or +1-805-330-4056 or +1-805-330-4056 for Live Support & Special Travel…
Pointwise Convolution Pointwise Convolution is a type of convolution that uses a 1x1 kernel: a kernel that iterates through every single point. This…
Depthwise Convolution Depthwise Convolution is a type of convolution where we apply a single convolutional filter for each input channel. In the regular 2D…
1x1 Convolution A 1 x 1 Convolution is a convolution with some special properties in that it can be used for dimensionality reduction,…
Depthwise Separable Convolution While standard convolution performs the channelwise and spatial-wise computation in one step, Depthwise Separable Convolution …
Squeeze-and-Excitation Block The Squeeze-and-Excitation Block is an architectural unit designed to improve the representational power of a network by enabling it to perform dynamic channel-wise feature…

Similar Papers 제목 키워드 기반

Rethinking Co-design of Neural Architectures and Hardware Accelerators

2021-02-17 · Yanqi Zhou, Xuanyi Dong, Berkin Akin, Mingxing Tan 외

Neural architectures and hardware accelerators have been two driving forces for the progress in deep learning. Previous works typically attempt to optimize hardware given a fixed model architecture or model architecture …

Neural Architecture Search

EH-DNAS: End-to-End Hardware-aware Differentiable Neural Architecture Search

2021-11-24 · Qian Jiang, Xiaofan Zhang, Deming Chen, Minh N. Do 외

In hardware-aware Differentiable Neural Architecture Search (DNAS), it is challenging to compute gradients of hardware metrics to perform architecture search. Existing works rely on linear approximations with limited sup…

BenchmarkingNeural Architecture Search

RHNAS: Realizable Hardware and Neural Architecture Search

2021-06-17 · Yash Akhauri, Adithya Niranjan, J. Pablo Muñoz, Suvadeep Banerjee 외

The rapidly evolving field of Artificial Intelligence necessitates automated approaches to co-design neural network architecture and neural accelerators to maximize system efficiency and address productivity challenges. …

Neural Architecture Search

DANCE: Differentiable Accelerator/Network Co-Exploration

2020-09-14 · Kanghyun Choi, Deokki Hong, Hojae Yoon, Joonsang Yu 외

To cope with the ever-increasing computational demand of the DNN execution, recent neural architecture search (NAS) algorithms consider hardware cost metrics into account, such as GPU latency. To further pursue a fast, e…

GPUNeural Architecture Search

A Semi-Decoupled Approach to Fast and Optimal Hardware-Software Co-Design of Neural Accelerators

2022-03-25 · Bingqian Lu, Zheyu Yan, Yiyu Shi, Shaolei Ren

In view of the performance limitations of fully-decoupled designs for neural architectures and accelerators, hardware-software co-design has been emerging to fully reap the benefits of flexible design spaces and optimize…

Neural Architecture Search