paper-with-me

Papers

On Joint Learning for Solving Placement and Routing in Chip Design

2021-10-30 · NeurIPS 2021 12 · Ruoyu Cheng, Junchi Yan

For its advantage in GPU acceleration and less dependency on human experts, machine learning has been an emerging tool for solving the placement and routing problems, as two critical steps in modern chip design flow. Being still in its early stage, there are fundamental issues: scalability, reward design, and end-to-end learning paradigm etc. To achieve end-to-end placement learning, we first propose a joint learning method termed by DeepPlace for the placement of macros and standard cells, by the integration of reinforcement learning with a gradient based optimization scheme. To further bridge the placement with the subsequent routing task, we also develop a joint learning approach via reinforcement learning to fulfill both macro placement and routing, which is called DeepPR. One key design in our (reinforcement) learning paradigm involves a multi-view embedding model to encode both global graph level and local node level information of the input macros. Moreover, the random network distillation is devised to encourage exploration. Experiments on public chip design benchmarks show that our method can effectively learn from experience and also provides intermediate placement for the post standard cell placement, within few hours for training.

📄 PDF Abstract BibTeX arXiv:2111.00234

Code (2)

thinklab-sjtu/eda-ai 공식 구현
limbo018/dreamplace pytorch

Tasks

GPUreinforcement-learningReinforcement LearningReinforcement Learning (RL)

Similar Papers 제목 키워드 기반

Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview

2022-02-28 · Junchi Yan, Xianglong Lyu, Ruoyu Cheng, Yibo Lin

Placement and routing are two indispensable and challenging (NP-hard) tasks in modern chip design flows. Compared with traditional solvers using heuristics or expert-well-designed algorithms, machine learning has shown p…

BIG-bench Machine LearningGPU

Non-Overlapping Placement of Macro Cells based on Reinforcement Learning in Chip Design

2024-07-26 · Tao Yu, Peng Gao, Fei Wang, Ru-Yue Yuan

Due to the increasing complexity of chip design, existing placement methods still have many shortcomings in dealing with macro cells coverage and optimization efficiency. Aiming at the problems of layout overlap, inferio…

Multi-Agent Deep Reinforcement Learning for Cost- and Delay-Sensitive Virtual Network Function Placement and Routing

2022-06-24 · Shaoyang Wang, Chau Yuen, Wei Ni, Guan Yong Liang 외

This paper proposes an effective and novel multiagent deep reinforcement learning (MADRL)-based method for solving the joint virtual network function (VNF) placement and routing (P&R), where multiple service requests wit…

Deep Reinforcement Learning

Routing and Placement of Macros using Deep Reinforcement Learning

2022-05-19 · Mrinal Mathur

Chip placement has been one of the most time consuming task in any semi conductor area, Due to this negligence, many projects are pushed and chips availability in real markets get delayed. An engineer placing macros on a…

Deep Reinforcement Learningreinforcement-learningReinforcement LearningReinforcement Learning (RL)

PPAPlace: Differentiable Cross-Stage Objectives for Chip Placement Optimization

2026-08-13 · Ruogu Chen, Jie Han arxiv

Macro placement significantly affects a chip's post-route performance, power, and area (PPA). Most placement methods optimize half-perimeter wirelength (HPWL) as the primary objective. However, recent benchmarking shows …