Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview
Placement and routing are two indispensable and challenging (NP-hard) tasks in modern chip design flows. Compared with traditional solvers using heuristics or expert-well-designed algorithms, machine learning has shown promising prospects by its data-driven nature, which can be of less reliance on knowledge and priors, and potentially more scalable by its advanced computational paradigms (e.g. deep networks with GPU acceleration). This survey starts with the introduction of basics of placement and routing, with a brief description on classic learning-free solvers. Then we present detailed review on recent advance in machine learning for placement and routing. Finally we discuss the challenges and opportunities for future research.
Code (0)
등록된 구현이 없습니다.
Tasks
BIG-bench Machine LearningGPUSimilar Papers 제목 키워드 기반
On Joint Learning for Solving Placement and Routing in Chip Design
For its advantage in GPU acceleration and less dependency on human experts, machine learning has been an emerging tool for solving the placement and routing problems, as two critical steps in modern chip design flow. Bei…
GPUreinforcement-learningReinforcement LearningReinforcement Learning (RL)Non-Overlapping Placement of Macro Cells based on Reinforcement Learning in Chip Design
Due to the increasing complexity of chip design, existing placement methods still have many shortcomings in dealing with macro cells coverage and optimization efficiency. Aiming at the problems of layout overlap, inferio…
Routing and Placement of Macros using Deep Reinforcement Learning
Chip placement has been one of the most time consuming task in any semi conductor area, Due to this negligence, many projects are pushed and chips availability in real markets get delayed. An engineer placing macros on a…
Deep Reinforcement Learningreinforcement-learningReinforcement LearningReinforcement Learning (RL)PPAPlace: Differentiable Cross-Stage Objectives for Chip Placement Optimization
Macro placement significantly affects a chip's post-route performance, power, and area (PPA). Most placement methods optimize half-perimeter wirelength (HPWL) as the primary objective. However, recent benchmarking shows …
Physical Design: Methodologies and Developments
The design and production of VLSI chips is a multilevel heirarchical process. As the demand for reduced die-area and technology nodes becomes prevalent, it gets increasingly challenging to optimize Power, Performance and…